

Table of Contents

Abstraction

- Abstraction by Symbolic Indexing Transformations 1
Thomas F. Melham, Robert B. Jones
- Counter-Example Based Predicate Discovery in
Predicate Abstraction 19
Satyaki Das, David L. Dill
- Automated Abstraction Refinement for Model Checking Large State
Spaces Using SAT Based Conflict Analysis 33
*Pankaj Chauhan, Edmund Clarke, James Kukula, Samir Sapat,
Helmut Veith, Dong Wang*

Symbolic Simulation

- Simplifying Circuits for Formal Verification Using
Parametric Representation 52
*In-Ho Moon, Hee Hwan Kwak, James Kukula, Thomas Shiple,
Carl Pixley*
- Generalized Symbolic Trajectory Evaluation — Abstraction in Action 70
Jin Yang, Carl-Johan H. Seger

Model Checking: Strongly-Connected Components

- Analysis of Symbolic SCC Hull Algorithms 88
Fabio Somenzi, Kavita Ravi, Roderick Bloem
- Sharp Disjunctive Decomposition for Language Emptiness
Checking 106
Chao Wang, Gary D. Hachtel

Microprocessor Specification and Verification

- Relating Multi-step and Single-Step Microprocessor
Correctness Statements 123
Mark D. Aagaard, Nancy A. Day, Meng Lou
- Modeling and Verification of Out-of-Order Microprocessors in UCLID 142
Shuvendu K. Lahiri, Sanjit A. Seshia, Randal E. Bryant

Decision Procedures

- On Solving Presburger and Linear Arithmetic with SAT 160
Ofer Strichman
- Deciding Presburger Arithmetic by Model Checking and Comparisons
 with Other Methods 171
Vijay Ganesh, Sergey Berezin, David L. Dill
- QUBOS: Deciding Quantified Boolean Logic Using
 Propositional Satisfiability Solvers 187
Abdelwaheb Ayari, David Basin

Model Checking: Reachability Analysis

- Exploiting Transition Locality in the Disk Based Mur ϕ Verifier 202
*Giuseppe Della Penna, Benedetto Intrigila, Enrico Tronci,
 Marisa Venturini Zilli*
- Traversal Techniques for Concurrent Systems 220
Marc Solé, Enric Pastor

Model Checking: Fixed Points

- A Fixpoint Based Encoding for Bounded Model Checking 238
Alan Frisch, Daniel Sheridan, Toby Walsh
- Using Edge-Valued Decision Diagrams for Symbolic Generation of
 Shortest Paths 256
Gianfranco Ciardo, Radu Siminiceanu

Verification Techniques and Methodology

- Mechanical Verification of a Square Root Algorithm Using
 Taylor's Theorem 274
Jun Sawada, Ruben Gamboa
- A Specification and Verification Framework for Developing Weak
 Shared Memory Consistency Protocols 292
Prosenjit Chatterjee, Ganesh Gopalakrishnan
- Model Checking the Design of an Unrestricted, Stuck-at Fault
 Tolerant, Asynchronous Sequential Circuit Using SMV 310
Meine van der Meulen

Hardware Description Languages

Functional Design Using Behavioural and Structural Components	324
<i>Richard Sharp</i>	
Compiling Hardware Descriptions with Relative Placement Information for Parametrised Libraries	342
<i>Steve McKeever, Wayne Luk, Arran Derbyshire</i>	

Prototyping and Synthesis

Input/Output Compatibility of Reactive Systems	360
<i>Josep Carmona, Jordi Cortadella</i>	
Smart Play-out of Behavioral Requirements	378
<i>David Harel, Hillel Kugler, Rami Marelly, Amir Pnueli</i>	
Author Index	399