

Table of Contents

SAMOS III – Reconfigurable Computing

The Molen Programming Paradigm	1
<i>Stamatis Vassiliadis, Georgi Gaydadjiev, Koen Bertels, and Elena Moscu Panainte</i>	
Loading $\rho\mu$ -Code: Design Considerations	11
<i>Georgi Kuzmanov, Georgi Gaydadjiev, and Stamatis Vassiliadis</i>	
RAMPASS: Reconfigurable and Advanced Multi-processing Architecture for Future Silicon Systems	20
<i>Stéphane Chevobbe, Nicolas Ventroux, Frédéric Blanc, and Thierry Collette</i>	
Basic OS Support for Distributed Reconfigurable Hardware	30
<i>Christian Haubelt, Dirk Koch, and Jürgen Teich</i>	
A Cost-Efficient RISC Processor Platform for Real Time Audio Applications	39
<i>Jens Peter Wittenburg, Ulrich Schreiber, Ulrich Gries, Markus Schneider, and Tim Niggemeier</i>	
Customising Processors: Design-Time and Run-Time Opportunities	49
<i>Wayne Luk</i>	
Intermediate Level Components for Reconfigurable Platforms	59
<i>Erwan Fabiani, Christophe Gouyen, and Bernard Pottier</i>	
Performance Estimation of Streaming Media Applications for Reconfigurable Platforms	69
<i>Carsten Reuter, Javier Martín Langerwerf, Hans-Joachim Stolberg, and Peter Pirsch</i>	

SAMOS III – Architectures and Implementation

CoDeL: Automatically Synthesizing Network Interface Controllers	78
<i>Radhakrishnan Sivakumar, Vassilios V. Dimakopoulos, and Nikitas J. Dimopoulos</i>	
Performance and Power Evaluation of Clustered VLIW Processors with Wide Functional Units	88
<i>Miquel Pericàs, Eduard Ayguadé, Javier Zalamea, Josep Llosa, and Mateo Valero</i>	

An Optimized Flow for Designing High-Speed,
Large-Scale CMOS ASIC SoCs 98
*Ulrich Heinkel, Claus Mayer, Charles Webb, Hans Sahm, Werner Haas,
and Stefan Gossens*

Register-Based Permutation Networks for Stride Permutations 108
Tuomas Järvinen and Jarmo Takala

A Family of Accelerators for Matrix-Vector Arithmetics
Based on High-Radix Multiplier Structures 118
David Guevorkian, Petri Liuha, Aki Launiainen, and Ville Lappalainen

Metrics for Digital Signal Processing Architectures Characterization:
Remanence and Scalability 128
*Pascal Benoit, Gilles Sassatelli, Lionel Torres, Didier Demigny,
Michel Robert, and Gaston Cambon*

Virtual Architecture Mapping: A SystemC Based Methodology
for Architectural Exploration of System-on-Chip Designs 138
*Tim Kogel, Malte Doerper, Torsten Kempf, Andreas Wieferink,
Rainer Leupers, Gerd Ascheid, and Heinrich Meyr*

**SAMOS III –
Compilers, System Modeling, and Simulation**

Comparison of Data Dependence Analysis Tests 149
Miia Viitanen and Timo D. Hämäläinen

MOUSE: A Shortcut from Matlab Source to SIMD DSP Assembly Code .. 159
Gordon Cichon and Gerhard Fettweis

High-Level Energy Estimation for ARM-Based SOCs 168
Dan Crisu, Sorin Dan Cotofana, Stamatia Vassiliadis, and Petri Liuha

IDF Models for Trace Transformations:
A Case Study in Computational Refinement 178
Cagkan Erbas, Simon Polstra, and Andy D. Pimentel

**Systems, Architectures, Modeling, and Simulation 2004
(SAMOS IV)**

Programming Extremely Flexible Platforms 191
Kees Vissers

SAMOS IV – Reconfigurable Computing

The Virtex II ProTM MOLEN Processor 192
Georgi Kuzmanov, Georgi Gaydadjiev, and Stamatia Vassiliadis

Reconfigurable Hardware for a Scalable Wavelet Video Decoder and Its Performance Requirements	203
<i>Dirk Stroobandt, Hendrik Eeckhaut, Harald Devos, Mark Christiaens, Fabio Verdicchio, and Peter Schelkens</i>	
Design Space Exploration for Configurable Architectures and the Role of Modeling, High-Level Program Analysis and Learning Techniques	213
<i>Pedro C. Diniz</i>	
Modeling Loop Unrolling: Approaches and Open Issues	224
<i>João M.P. Cardoso and Pedro C. Diniz</i>	
Self-loop Pipelining and Reconfigurable Dataflow Arrays	234
<i>João M.P. Cardoso</i>	
Architecture Exploration for 3G Telephony Applications Using a Hardware-Software Prototyping Platform	244
<i>François Charot, Madeleine Nyamsi, Patrice Quinton, and Charles Wagner</i>	
Embedded Context Aware Hardware Component Generation for Dataflow System Exploration	254
<i>John McAllister, Roger Woods, and Richard Walke</i>	
On the (Re-)Use of IP-Components in Re-configurable Platforms	264
<i>Jérôme Lemaitre, Sylvain Alliot, and Ed Deprettere</i>	
Customising Hardware Designs for Elliptic Curve Cryptography	274
<i>Nicolas Telle, Wayne Luk, and Ray C.C. Cheung</i>	
Dynamic Hardware Reconfigurations: Performance Impact for MPEG2 . . .	284
<i>Elena Moscu Panainte, Koen Bertels, and Stamatis Vassiliadis</i>	
Compiler and System Techniques for soc Distributed Reconfigurable Accelerators	293
<i>Joël Cambonie, Sylvain Guérin, Ronan Keryell, Loïc Lagadec, Bernard Pottier, Olivier Sentieys, Bernt Weber, and Samar Yazdani</i>	
SAMOS IV – Architectures and Implementation	
Design Space Exploration with Automatic Selection of SW and HW for Embedded Applications	303
<i>Júlio C.B. Mattos, Antônio C.S. Beck, Luigi Carro, and Flávio R. Wagner</i>	
On Enhancing SIMD-Controlled DSPs for Performing Recursive Filtering .	313
<i>Michael Hosemann and Gerhard Fettweis</i>	
Memory Bandwidth Requirements of Tile-Based Rendering	323
<i>Iosif Antochi, Ben Juurlink, Stamatis Vassiliadis, and Petri Liiuha</i>	

Using CoDeL to Rapidly Prototype Network Processor Extensions	333
<i>Nainesh Agarwal and Nikitas J. Dimopoulos</i>	
Synchronous Transfer Architecture (STA)	343
<i>Gordon Cichon, Pablo Robelly, Hendrik Seidel, Emil Matúš, Marcus Bronzel, and Gerhard Fettweis</i>	
Generated DSP Cores for Implementation of an OFDM Communication System	353
<i>Hendrik Seidel, Emil Matúš, Gordon Cichon, Pablo Robelly, Marcus Bronzel, and Gerhard Fettweis</i>	
A Novel Data-Path for Accelerating DSP Kernels	363
<i>Michalis D. Galanis, G. Theodoridis, Spyros Tragoudas, Dimitrios Soudris, and Costas E. Goutis</i>	
Scalable FFT Processors and Pipelined Butterfly Units	373
<i>Jarmo Takala and Konsta Punkka</i>	
Scalable Instruction-Level Parallelism	383
<i>Chris Jesshope</i>	
A Low-Power Multithreaded Processor for Baseband Communication Systems	393
<i>Michael Schulte, John Glossner, Suman Mamidi, Mayan Moudgill, and Stamatis Vassiliadis</i>	
Initial Evaluation of Multimedia Extensions on VLIW Architectures	403
<i>Esther Salamí and Mateo Valero</i>	
HIBI v.2 Communication Network for System-on-Chip	413
<i>Erno Salminen, Vesa Lahtinen, Tero Kangas, Jouni Riihimäki, Kimmo Kuusilinna, and Timo D. Hämäläinen</i>	
SAMOS IV – System Modeling, and Simulation	
DIF: An Interchange Format for Dataflow-Based Design Tools	423
<i>Chia-Jui Hsu, Fuat Keceli, Ming-Yung Ko, Shahrooz Shahparnia, and Shuvra S. Bhattacharyya</i>	
Scalable and Modular Scheduling	433
<i>Paul Feautrier</i>	
Early ISS Integration into Network-on-Chip Designs	443
<i>Andreas Wieferink, Malte Doerper, Tim Kogel, Rainer Leupers, Gerd Ascheid, and Heinrich Meyr</i>	
Cycle Accurate Simulation Model Generation for SoC Prototyping	453
<i>Antoine Fraboulet, Tanguy Risset, and Antoine Scherrer</i>	

Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting	463
<i>Jianjiang Ceng, Weihua Sheng, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, and Gunnar Braun</i>	
A Communication-Centric Design Flow for HIBI-Based SoCs	474
<i>Tero Kangas, Jouni Riihimäki, Erno Salminen, Vesa Lahtinen, Heikki Orsila, Kimmo Kuusilinna, and Timo D. Hämäläinen</i>	
Performance Analysis of SoC Communication by Application of Deterministic and Stochastic Petri Nets	484
<i>Holger Blume, Thorsten von Sydow, and Tobias G. Noll</i>	
Communication Optimization in Compaan Process Networks	494
<i>Ioan Cimpian, Alexandru Turjan, Ed Deprettere, and Erwin de Kock</i>	
Analysis of Dataflow Programs with Interval-Limited Data-Rates	507
<i>Jürgen Teich and Shuvra S. Bhattacharyya</i>	
High-Speed Event-Driven RTL Compiled Simulation	519
<i>Alexey Kupriyanov, Frank Hannig, and Jürgen Teich</i>	
A High-Level Programming Paradigm for SystemC	530
<i>Mark Thompson and Andy D. Pimentel</i>	
Power, Performance and Area Exploration for Data Memory Assignment of Multimedia Applications	540
<i>Minas Dasygenis, Erik Brockmeyer, Bart Durinck, Francky Catthoor, Dimitrios Soudris, and Antonios Thanailakis</i>	
Constraints Derivation and Propagation for Large-Scale Embedded Systems Exploration	550
<i>Laurențiu Nicolae and Ed Deprettere</i>	
Author Index	561