

# Table of Contents

## Opening

Constraints, Hurdles, and Opportunities for a Successful European Take-Up Action .....	1
<i>R. van Leuken, R. Nouta, A. de Graf (Delft University of Technology, The Netherlands)</i>	

## RTL Power Modeling

Architectural Design Space Exploration Achieved through Innovative RTL Power Estimation Techniques .....	3
<i>M. Anton, M. Chinosi, D. Sirtori, R. Zafalon (STMicroelectronics, Italy)</i>	
Power Models for Semi-autonomous RTL Macros .....	14
<i>A. Bogliolo (University of Ferrara, Italy)</i>	
<i>E. Macii, V. Mihailovici, M. Poncino (Polytechnical University of Torino, Italy)</i>	
Power Macro-Modelling for Firm-Macro .....	24
<i>G. Jochens, L. Kruse, E. Schmidt, A. Stammermann, W. Nebel (OFFIS Research Institute, Oldenburg, Germany)</i>	

RTL Estimation of Steering Logic Power .....	36
<i>C. Anton, P. Civera, I. Colonescu, E. Macii, M. Poncino (Polytechnical University of Torino, Italy)</i>	
<i>A. Bogliolo (University of Ferrara, Italy)</i>	

## Power Estimation and Optimization

Reducing Power Consumption through Dynamic Frequency Scaling for a Class of Digital Receivers .....	47
<i>N.D. Zervas, S. Theoharis, A.P. Kakaroudas, G. Theodoridis, C.E. Goutis (University of Patras, Greece)</i>	
<i>D. Soudris (Democritos University of Thrace, Greece)</i>	

Framework for High-Level Power Estimation of Signal Processing Architectures .....	56
<i>A. Freimann (University of Hannover, Germany)</i>	

Adaptive Bus Encoding Technique for Switching Activity Reduced Data Transfer over Wide System Buses .....	66
<i>C. Kretzschmar, R. Siegmund, D. Müller (Chemnitz University of Technology, Germany)</i>	

Accurate Power Estimation of Logic Structures Based on Timed Boolean Functions .....	76
<i>G. Theodoridis, S. Theoharis, N.D. Zervas, C.E. Goutis (University of Patras, Greece)</i>	

## System-Level Design

A Holistic Approach to System Level Energy Optimization .....	88
<i>M.J. Irwin, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam (The Pennsylvania State University, USA)</i>	

Early Power Estimation for System-on-Chip Designs .....	108
<i>M. Lajolo (NEC C&amp;C Research Labs, Princeton, USA)</i>	
<i>L. Lavagno (University of Udine, Italy)</i>	
<i>M. Sonza Reorda, M. Violante (Polytechnical University of Torino, Italy)</i>	

Design-Space Exploration of Low Power Coarse Grained Reconfigurable Datapath Array Architectures .....	118
<i>R. Hartenstein, Th. Hoffmann, U. Nageldinger (University of Kaiserslautern, Germany)</i>	

## Transistor-Level Modeling

Internal Power Dissipation Modeling and Minimization for Submicronic CMOS Design .....	129
<i>P. Maurine, M. Rezzoug, D. Auvergne (University of Montpellier, France)</i>	

Impact of Voltage Scaling on Glitch Power Consumption .....	139
<i>H. Eriksson, P. Larsson-Edefors (University of Linköping, Sweden)</i>	

Degradation Delay Model Extension to CMOS Gates .....	149
<i>J. Juan-Chico, M.J. Bellido, P. Ruiz-de-Clavijo, A.J. Acosta, M. Valencia (Centro Nacional de Microelectrónica, Sevilla, Spain)</i>	

Second Generation Delay Model for Submicron CMOS Process .....	159
<i>M. Rezzoug, P. Maurine, D. Auvergne (University of Montpellier, France)</i>	

## Asynchronous Circuit Design

Semi-modular Latch Chains for Asynchronous Circuit Design .....	168
<i>N. Starodoubtsev, A. Bystrov, A. Yakovlev (University of Newcastle upon Tyne, UK)</i>	

Asynchronous First-in First-out Queues . . . . .	178
<i>F. Pessolano (South Bank University, London, UK)</i>	
<i>J. W.L. Kessels (Philips Research Laboratories, Eindhoven, The Netherlands)</i>	

Comparative Study on Self-Checking Carry-Propagate Adders in Terms of Area, Power and Performance . . . . .	187
<i>A.P. Kakaroudas, K. Papadomanolakis, V. Kokkinos, C.E. Goutis (University of Patras, Greece)</i>	

VLSI Implementation of a Low-Power High-Speed Self-Timed Adder . . . . .	195
<i>P. Corsonello, (University of Reggio Calabria, Italy)</i>	
<i>S. Perri, G. Cocorullo (University of Calabria, Italy)</i>	

## **Power Efficient Technologies**

Low Power Design Techniques for Contactless Chipcards . . . . .	205
<i>H. Sedlak (Infineon Technologies, Munich, Germany)</i>	

Dynamic Memory Design for Low Data-Retention Power . . . . .	207
<i>J. Kim, M.C. Papaefthymiou (University of Michigan, USA)</i>	

Double-Latch Clocking Scheme for Low-Power I.P. Cores . . . . .	217
<i>C. Arm, J.-M. Masgonty, C. Piguet (CSEM, Switzerland)</i>	

## **Design of Multimedia Processing Applications**

Architecture, Design, and Verification of an 18 Million Transistor Digital Television and Media Processor Chip . . . . .	225
<i>S. Dutta (Philips Semiconductors, Sunnyvale, USA)</i>	

Cost-Efficient C-Level Design of an MPEG-4 Video Decoder . . . . .	233
<i>K. Denolf, P. Vos, J. Bormans, I. Bolsens (IMEC, Belgium)</i>	

Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications . . . . .	243
<i>D. Soudris, A. Argyriou, M. Dasylgenis, K. Tatas, A. Thanailakis (Democritus University of Thrace, Greece)</i>	
<i>N.D. Zervas, C.E. Goutis (University of Patras, Greece)</i>	

## **Adiabatic Design and Arithmetic Modules**

Design of Reversible Logic Circuits by Means of Control Gates . . . . .	255
<i>A. De Vos, B. Desoete (University of Gent, Belgium)</i>	
<i>A. Adamski, P. Pietrzak, M. Sibiński, T. Widerski (Politechnical University of Lódź, Poland)</i>	

Modeling of Power Consumption of Adiabatic Gates versus Fan in and Comparison with Conventional Gates .....	265
<i>M. Alioto, G. Palumbo (University of Catania, Italy)</i>	
An Adiabatic Multiplier .....	276
<i>C. Saas, A. Schlaffer, J.A. Nossek (Technical University of Munich, Germany)</i>	
Logarithmic Number System for Low-Power Arithmetic .....	285
<i>V. Paliorouas, T. Stouraitis (University of Patras, Greece)</i>	
<b>Analog-Digital Circuits Modeling</b>	
An Application of Self-Timed Circuits to the Reduction of Switching Noise in Analog-Digital Circuits .....	295
<i>R. Jiménez, A.J. Acosta, E.J. Peralías, A. Rueda (Centro Nacional de Microelectrónica, Sevilla, Spain)</i>	
PARCOURS – Substrate Crosstalk Analysis for Complex Mixed-Signal-Circuits .....	306
<i>A. Hermann, E. Barke (University of Hannover, Germany) M. Silvant (Simplex Solutions, Voiron, France) J. Schlöffel (Philips Semiconductors, Hamburg, Germany)</i>	
Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits .....	316
<i>A.J. Acosta, R. Jiménez, J. Juan, M.J. Bellido, M. Valencia (Centro Nacional de Microelectrónica / University of Sevilla, Spain)</i>	
Computer Aided Generation of Analytic Models for Nonlinear Function Blocks .....	327
<i>T. Wichmann (University of Kaiserslautern, Germany) M. Thole (Infineon Technologies, Munich, Germany)</i>	
<b>Author Index</b> .....	337