

Table of Contents

Invited Talk

Software Documentation and the Verification Process	1
<i>David Lorge Parnas</i>	

Model Checking and Theorem Proving

Certifying Model Checkers	2
<i>Kedar S. Namjoshi</i>	
Formalizing a JVMML Verifier for Initialization in a Theorem Prover	14
<i>Yves Bertot</i>	
Automated Inductive Verification of Parameterized Protocols	25
<i>Abhik Roychoudhury, I. V. Ramakrishnan</i>	

Automata Techniques

Efficient Model Checking via Büchi Tableau Automata	38
<i>Girish S. Bhat, Rance Cleaveland, Alex Groce</i>	
Fast LTL to Büchi Automata Translation	53
<i>Paul Gastin, Denis Oddoux</i>	
A Practical Approach to Coverage in Model Checking	66
<i>Hana Chockler, Orna Kupferman, Robert P. Kurshan, Moshe Y. Vardi</i>	

Verification Core Technology

A Fast Bisimulation Algorithm	79
<i>Agostino Dovier, Carla Piazza, Alberto Policriti</i>	
Symmetry and Reduced Symmetry in Model Checking	91
<i>A. Prasad Sistla, Patrice Godefroid</i>	
Transformation-Based Verification Using Generalized Retiming	104
<i>Andreas Kuehlmann, Jason Baumgartner</i>	

BDD and Decision Procedures

Meta-BDDs: A Decomposed Representation for Layered Symbolic Manipulation of Boolean Functions	118
<i>Gianpiero Cabodi</i>	

CLEVER: Divide and Conquer Combinational Logic Equivalence
 VERification with False Negative Elimination 131
John Moondanos, Carl H. Seger, Ziyad Hanna, Daher Kaiss

Finite Instantiations in Equivalence Logic with Uninterpreted Functions . . 144
Yoav Rodeh, Ofer Shtrichman

Abstraction and Refinement

Model-Checking with Formula-Dependent Abstract Models 155
Alexander Asteroth, Christel Baier, Ulrich Aßmann

Verifying Network Protocol Implementations by Symbolic Refinement
 Checking 169
Rajeev Alur, Bow-Yaw Wang

Automatic Abstraction for Verification of Timed Circuits and Systems . . . 182
Hao Zheng, Eric Mercer, Chris Myers

Combinations

Automated Verification of a Randomized Distributed Consensus Protocol
 Using Cadence SMV and PRISM 194
Marta Kwiatkowska, Gethin Norman, Roberto Segala

Analysis of Recursive State Machines 207
Rajeev Alur, Kousha Etessami, Mihalis Yannakakis

Parameterized Verification with Automatically Computed Inductive
 Assertions 221
Tamarah Arons, Amir Pnueli, Sitvanit Ruah, Ying Xu, Lenore Zuck

**Tool Presentations:
 Rewriting and Theorem-Proving Techniques**

EVC: A Validity Checker for the Logic of Equality with Uninterpreted
 Functions and Memories, Exploiting Positive Equality, and Conservative
 Transformations 235
Miroslav N. Velev, Randal E. Bryant

AGVI — Automatic Generation, Verification, and Implementation of
 Security Protocols 241
Dawn Song, Adrian Perrig, Doantam Phan

ICS: Integrated Canonizer and Solver 246
Jean-Christophe Filliâtre, Sam Owre, Harald Rueß, Natarajan Shankar

μ CLR: A Toolset for Analysing Algebraic Specifications	250
<i>Stefan Blom, Wan Fokkink, Jan Friso Groote, Izak van Langevelde, Bert Lisser, Jaco van de Pol</i>	

Truth/SLC — A Parallel Verification Platform for Concurrent Systems . . .	255
<i>Martin Leucker, Thomas Noll</i>	

The SLAM Toolkit	260
<i>Thomas Ball, Sriram K. Rajamani</i>	

Invited Talk

Java Bytecode Verification: An Overview	265
<i>Xavier Leroy</i>	

Infinite State Systems

Iterating Transducers	286
<i>Dennis Dams, Yassine Lakhnech, Martin Steffen</i>	

Attacking Symbolic State Explosion	298
<i>Giorgio Delzanno, Jean-François Raskin, Laurent Van Begin</i>	

A Unifying Model Checking Approach for Safety Properties of Parameterized Systems	311
<i>Monika Maidl</i>	

A BDD-Based Model Checker for Recursive Programs	324
<i>Javier Esparza, Stefan Schwoon</i>	

Temporal Logics and Verification

Model Checking the World Wide Web	337
<i>Luca de Alfaro</i>	

Distributed Symbolic Model Checking for μ -Calculus	350
<i>Orna Grumberg, Tamir Heyman, Assaf Schuster</i>	

Tool Presentations:

Model-Checking and Automata Techniques

The Temporal Logic Sugar	363
<i>Ilan Beer, Shoham Ben-David, Cindy Eisner, Dana Fisman, Anna Gringauze, Yoav Rodeh</i>	

TREX: A Tool for Reachability Analysis of Complex Systems	368
<i>Aurore Annichini, Ahmed Bouajjani, Mihaela Sighireanu</i>	

BOOSTER: Speeding Up RTL Property Checking of Digital Designs by
Word-Level Abstraction 373
Peer Johannsen

SDLcheck: A Model Checking Tool 378
Vladimir Levin, Hüsnü Yenigün

EASN: Integrating ASN.1 and Model Checking 382
*Vivek K. Shanbhag, K. Gopinath, Markku Turunen, Ari Ahtiainen,
Matti Luukkainen*

RTDT: A Front-End for Efficient Model Checking of Synchronous Timing
Diagrams 387
Nina Amla, E. Allen Emerson, Robert P. Kurshan, Kedar S. Namjoshi

TAXYS: A Tool for the Development and Verification of Real-Time
Embedded Systems 391
*Etienne Closse, Michel Poize, Jacques Pulou, Joseph Sifakis,
Patrick Venter, Daniel Weil, Sergio Yovine*

Microprocessor Verification, Cache Coherence

Microarchitecture Verification by Compositional Model Checking 396
Ranjit Jhala, Kenneth L. McMillan

Rewriting for Symbolic Execution of State Machine Models 411
J. Strother Moore

Using Timestamping and History Variables to Verify Sequential
Consistency 423
Tamarah Arons

SAT, BDDs, and Applications

Benefits of Bounded Model Checking at an Industrial Setting 436
*Fady Copty, Limor Fix, Ranan Fraer, Enrico Giunchiglia, Gila Kamhi,
Armando Tacchella, Moshe Y. Vardi*

Finding Bugs in an Alpha Microprocessor Using Satisfiability Solvers 454
Per Bjesse, Tim Leonard, Abdel Mokkedem

Towards Efficient Verification of Arithmetic Algorithms over Galois Fields
 $GF(2^m)$ 465
Sumio Morioka, Yasunao Katayama, Toshiyuki Yamane

Timed Automata

Job-Shop Scheduling Using Timed Automata 478
Yasmina Abdeddaïm, Oded Maler

As Cheap as Possible: Efficient Cost-Optimal Reachability for Priced Timed Automata	493
<i>Kim Larsen, Gerd Behrmann, Ed Brinksma, Ansgar Fehnker, Thomas Hune, Paul Pettersson, Judi Romijn</i>	
Binary Reachability Analysis of Pushdown Timed Automata with Dense Clocks	506
<i>Zhe Dang</i>	
Author Index	519