

Table of Contents

Memory Technology

- A 64Mbit Mesochronous Hybrid Wave Pipelined Multibank DRAM Macro 1
Junji Ogawa (Fujitsu Laboratories of America) and Mark Horowitz (Stanford University)

- Software Controlled Reconfigurable On-Chip Memory
for High Performance Computing 15
Hiroshi Nakamura, Masaaki Kondo (University of Tokyo), and Taisuke Boku (University of Tsukuba)

Processor and Memory Architecture

- Content-Based Prefetching: Initial Results 33
Robert Cooksey, Dennis Colarelli, and Dirk Grunwald (University of Colorado)

- Memory System Support for Dynamic Cache Line Assembly 56
Lixin Zhang, Venkata K. Pingali, Bharat Chandramouli, and John B. Carter (University of Utah)

- Adaptively Mapping Code in an Intelligent Memory Architecture 71
Yan Solihin (University of Illinois at Urbana-Champaign), Jaejin Lee (Michigan State University), and Josep Torrellas (University of Illinois at Urbana-Champaign)

Applications and Operating Systems

- The Characterization of Date Intensive Memory Workloads
on Distributed PIM Systems 85
Richard C. Murphy, Peter M. Kogge, and Arun Rodrigues (University of Notre Dame)

- Memory Management in a PIM-Based Architecture 104
Mary Hall and Craig Steele (USC Information Sciences Institute)

Compiler Technology

- Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler 122
David Judd, Katherine Yelick, Christoforos Kozyrakis, David Martin, and David Patterson (University of California at Berkeley)

FlexCache: A Framework for Flexible Compiler Generated Data Caching	135
<i>Csaba Andras Moritz (University of Massachusetts), Matthew Frank, and Saman Amarasinghe (Massachusetts Institute of Technology)</i>	

Poster Session

Aggressive Memory-Aware Compilation.....	147
<i>Peter Grun, Nikil Dutt, and Alex Nicolau (University of California at Irvine)</i>	
Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips	152
<i>Michael Huang, Jose Renau, Seung-Moon Yoo, and Josep Torrellas (University of Illinois at Urbana-Champaign)</i>	
SAGE: A New Analysis and Optimization System for FlexRAM Architecture	160
Tsung-Chuan Huang and Slo-Li Chu (National Sun Yat-sen University)	
Performance/Energy Efficiency of Variable Line-Size Caches for Intelligent Memory Systems	169
<i>Koji Inoue, Koji Kai, and Kazuaki Murakami (Kyushu University)</i>	
The DIVA Emulator: Accelerating Architecture Studies for PIM-Based Systems ...	179
<i>Jeff LaCoss (USC Information Sciences Institute)</i>	
Compiler-Directed Cache Line Size Adaptivity	183
<i>Dan Nicolaescu, Xiaomei Ji, Alexander Veidenbaum, Alexandru Nicolau, and Rajesh Gupta (University of California at Irvine)</i>	
Workshop Notes	188
Author Index.....	193