

Contents

Preface	xxxii
Chapter 1 Introduction to CMOS Design	1
1.1 The CMOS IC Design Process	1
1.1.1 Fabrication	3
Layout and Cross-Sectional Views	4
1.2 Using the LASI Program	6
1.2.1 The Basics of LASI	6
Starting LASI	6
Getting Help	7
Cells in LASI I	7
Navigating	8
Drawing a Box	8
Moving and Resizing	9
The Drawing Grids	10
Making Measurements	10
Key Assignments	11
Cells in LASI II	11
Moving a Cell	14
Viewing or Editing Specific Layers	14
The Polygon and Path Shapes	15
Using Text in LASI	16

Some Features to Speed Up Layout Design	17
Understanding the Cpy and Copy Commands	18
Transporting Cells in LASI	19
Edit-in-Place	19
Backing Up Your Work	20
1.2.2 Common Problems	20
After adding an object, the object cannot be seen	20
Cannot Get an object	20
Cells are drawn as outlines, or the perimeter of a cell has a dashed line	21
Fit command causes the drawing window to expand much larger than the current cell	21
Cursor movement is not smooth	21
1.2.3 Sending the Layout to the Mask Maker	21
Checking to Make Sure the Layout Scaled Correctly	21
1.3 An Introduction to WinSPICE	23
Generating a Nelist	23
Transient Analysis	24
Other Analysis	27
Convergence	27
Some Common Mistakes and Helpful Techniques	28
Chapter 2 The Well	31
The Substrate (The Unprocessed Wafer)	31
A Parasitic Diode	31
Using the N-well as a Resistor	32
2.1 Patterning	32
2.1.1 Patterning the N-well	35
2.2 Laying Out the N-well	36
2.2.1 Design Rules for the N-well	36
2.3 Resistance Calculation	37
Layout of Corners	38
2.3.1 The N-well Resistor	38
2.4 The N-well/Substrate Diode	39
2.4.1 A Brief Introduction to PN Junction Physics	39
Carrier Concentrations	40
Fermi Energy Level	42
2.4.2 Depletion Layer Capacitance	43
2.4.3 Storage or Diffusion Capacitance	45

2.4.4 SPICE Modeling	47
2.5 The RC Delay through the N-well	49
RC Circuit Review	50
Distributed RC Delay	50
Distributed RC Rise Time	52
2.6 Using the LasiDrc Program	52
Design Rules for the Well	53
Running a Design Rule Check	55
Chapter 3 The Metal Layers	59
3.1 The Bonding Pad	59
3.1.1 Laying Out the Pad I	60
Capacitance of Metal-to-Substrate	60
Passivation	62
An Important Note	62
3.2 Design and Layout Using the Metal Layers	63
3.2.1 Metal1 and Via1	63
An Example Layout	63
3.2.2 Parasitics Associated with the Metal Layers	64
Intrinsic Propagation Delay	65
3.2.3 Current-Carrying Limitations	68
3.2.4 Design Rules for the Metal Layers	69
Layout of Two Shapes or a Single Shape	69
A Layout Trick for the Metal Layers	69
3.2.5 Contact Resistance	70
3.3 Crosstalk and Ground Bounce	71
3.3.1 Crosstalk	71
3.3.2 Ground Bounce	72
DC Problems	72
AC Problems	72
A Final Comment	74
3.4 LASI Layout Examples	75
3.4.1 Laying Out the Pad II	75
3.4.2 Introduction to LasiCkt	78
Drawing a Schematic	78
Chapter 4 The Active and Poly Layers	83
4.1 Layout Using the Active and Poly Layers	83
The Active Layer	83

The P- and N-Select Layers	84
The Poly Layer	86
Self-Aligned Gate	86
The Poly Wire	88
Silicide Block	89
4.1.1 Process Flow	89
Damascene Process Steps	90
4.2 Connecting Wires to Poly and Active	92
Connecting the P-Substrate to Ground	93
Layout of an N-Well Resistor	94
Layout of an NMOS Device	95
Layout of a PMOS Device	96
A Comment Concerning MOSFET Symbols	96
Standard Cell Frame	97
Design Rules	98
4.3 Electrostatic Discharge (ESD) Protection	100
Layout of the Diodes	100
Chapter 5 Resistors, Capacitors, MOSFETs	105
5.1 Resistors	105
Temperature Coefficient (Temp Co)	105
Polarity of the Temp Co	106
Voltage Coefficient	107
Using Unit Elements	109
Guard Rings	110
Interdigitated Layout	110
Common-Centroid Layout	111
Dummy Elements	113
5.2 Capacitors	113
Layout of the Poly-Poly Capacitor	114
Parasitics	115
Temperature Coefficient (Temp Co)	116
Voltage Coefficient	116
5.3 MOSFETs	116
Lateral Diffusion	116
Oxide Encroachment	116
Source/Drain Depletion Capacitance	117
Source/Drain Parasitic Resistance	118

Layout of Long-Length MOSFETs	120
Layout of Large-Width MOSFETs	121
A Qualitative Description of MOSFET Capacitances	123
5.4 LASI Design Examples	124
A Resistor Divider	125
Layout of a MOSFET	127
Chapter 6 MOSFET Operation	131
6.1 MOSFET Capacitance Overview/Review	132
Case I: Accumulation	132
Case II: Depletion	133
Case III: Strong Inversion	133
Summary	135
6.2 The Threshold Voltage	135
Contact Potentials	137
Threshold Voltage Adjust	140
6.3 IV Characteristics of MOSFETs	140
6.3.1 MOSFET Operation in the Triode Region	141
6.3.2 The Saturation Region	143
C _{GS} Calculation in the Saturation Region	145
6.4 SPICE Modeling of the MOSFET	145
Level 1 Model Parameters Related to V_{THN}	145
Long-Channel MOSFET Models	146
Level 1 Model Parameters Related to Transconductance	146
SPICE Modeling of the Source and Drain Implants	147
Summary	147
6.4.1 Some SPICE Simulation Examples	148
Threshold Voltage and Body Effect	148
6.4.2 The Subthreshold Current	149
6.5 Short-Channel MOSFETs	151
Lightly Doped Drain (LDD)	151
6.5.1 MOSFET Scaling	152
6.5.2 Short-Channel Effects	153
Hot Carriers	153
Oxide Breakdown	154
Drain-Induced Barrier Lowering	154
Substrate Current-Induced Body Effect	154

Gate Tunnel Current	154
6.5.3 SPICE Models for Our Short-Channel CMOS Process	154
BSIM4 Model Listing (NMOS)	154
BSIM4 Model Listing (PMOS)	156
Simulation Results	157
Chapter 7 CMOS Fabrication <i>by Jeff Jessing</i>	161
7.1 CMOS Unit Processes	161
7.1.1 Wafer Manufacture	161
Metallurgical Grade Silicon (MGS)	162
Electronic Grade Silicon (EGS)	162
Czochralski (CZ) Growth and Wafer Formation	162
7.1.2 Thermal Oxidation	163
7.1.3 Doping Processes	165
Ion Implantation	165
Solid State Diffusion	166
7.1.4 Photolithography	167
Resolution	168
Depth of Focus	168
Aligning Masks	170
7.1.5 Thin Film Removal	170
Thin Film Etching	170
Wet Etching	171
Dry Etching	171
Chemical Mechanical Polishing	173
7.1.6 Thin Film Deposition	173
Physical Vapor Deposition (PVD)	175
Chemical Vapor Depositon (CVD)	176
7.2 CMOS Process Integration	177
FEOL	177
BEOL	177
CMOS Process Description	178
7.2.1 Frontend-of-the-Line Integration	180
Shallow Trench Isolation Module	181
Twin Tub Module	187
Gate Module	190
Source/Drain Module	193

7.2.2 Backend-of-the-Line Integration	199
Self-Aligned Silicide (Salicide) Module	199
Pre-Metal Dielectric	200
Contact Module	202
Metallization 1	203
Intra-Metal Dielectric 1 Deposition	205
Via 1 Module	205
Metallization 2	207
Additional Metal/Dielectric Layers	208
Final Passivation	208
7.3 Backend Processes	209
Wafer Probe	209
Die Separation	211
Packaging	211
Final Test and Burn-In	211
7.4 Summary	211
Chapter 8 Electrical Noise: An Overview	213
8.1 Signals	213
8.1.1 Power and Energy	213
Comments	215
8.1.2 Power Spectral Density	215
Spectrum Analyzers	216
8.2 Circuit Noise	219
8.2.1 Calculating and Modeling Circuit Noise	219
Input-Referred Noise I	220
Noise Equivalent Bandwidth	220
Input-Referred Noise in Cascaded Amplifiers	223
Calculating $V_{\text{noise,RMS}}$ from a Spectrum: A Summary	224
8.2.2 Thermal Noise	225
8.2.3 Signal-to-Noise Ratio	230
Input-Referred Noise II	231
Noise Figure	233
An Important Limitation of the Noise Figure	233
Optimum Source Resistance	236
Simulating Noiseless Resistors	236
Noise Temperature	239
Averaging White Noise	240

8.2.4 Shot Noise	242
8.2.5 Flicker Noise	244
8.2.6 Other Noise Sources	252
Burst (Popcorn) Noise	252
Excess Noise (Flicker Noise)	253
Avalanche Noise	253
8.3 Discussion	254
8.3.1 Correlation	254
Correlation of Input-Referred Noise Sources	256
Complex Input Impedance	256
8.3.2 Noise and Feedback	259
Op-Amp Noise Modeling	259
8.3.3 Some Final Notes Concerning Notation	262
Chapter 9 Models for Analog Design	269
9.1 Long-Channel MOSFETs	269
9.1.1 The Square-Law Equations	271
PMOS Square-Law Equations	272
Qualitative Discussion	272
Threshold Voltage and Body Effect	276
Qualitative Discussion	276
The Triode Region	278
The Cutoff and Subthreshold Regions	278
9.1.2 Small Signal Models	279
Transconductance	280
AC Analysis	285
Transient Analysis	286
Body Effect Transconductance, g_{mb}	287
Output Resistance	288
MOSFET Transition Frequency, f_T	290
General Device Sizes for Analog Design	291
Subthreshold g_m and V_{THN}	292
9.1.3 Temperature Effects	293
Threshold Variation and Temperature	293
Mobility Variation with Temperature	295
Drain Current Change with Temperature	295
9.2 Short-Channel MOSFETs	297
9.2.1 General Design (A Starting Point)	297

Output Resistance	298
Forward Transconductance	298
Transition Frequency	299
9.2.2 Specific Design (A Discussion)	300
9.3 MOSFET Noise Modeling	302
Drain Current Noise Model	302
Chapter 10 Models for Digital Design	311
Miller Capacitance	311
10.1 The Digital MOSFET Model	312
Effective Switching Resistance	312
Short-Channel MOSFET Effective Switching Resistance	314
10.1.1 Capacitive Effects	315
10.1.2 Process Characteristic Time Constant	316
10.1.3 Delay and Transition Times	317
10.1.4 General Digital Design	320
10.2 The MOSFET Pass Gate	321
The PMOS Pass Gate	322
10.2.1 Delay through a Pass Gate	323
The Transmission Gate (The TG)	324
10.2.2 Delay through Series-Connected PGs	325
10.3 A Final Comment Concerning Measurements	326
Chapter 11 The Inverter	331
11.1 DC Characteristics	331
Noise Margins	333
Inverter Switching Point	334
Ideal Inverter VTC and Noise Margins	334
11.2 Switching Characteristics	337
The Ring Oscillator	339
Dynamic Power Dissipation	339
11.3 Layout of the Inverter	341
Latch-Up	341
11.4 Sizing for Large Capacitive Loads	344
Buffer Topology	344
Distributed Drivers	347
Driving Long Lines	348
11.5 Other Inverter Configurations	349

NMOS-Only Output Drivers	350
Inverters with Tri-State Outputs	351
Additional Examples	351
Chapter 12 Static Logic Gates	353
12.1 DC Characteristics of the NAND and NOR Gates	353
12.1.1 DC Characteristics of the NAND Gate	353
12.1.2 DC Characteristics of the NOR Gate	356
A Practical Note Concerning V_{SP} and Pass Gates	357
12.2 Layout of the NAND and NOR Gates	358
12.3 Switching Characteristics	358
Parallel Connection of MOSFETs	358
Series Connection of MOSFETs	359
12.3.1 NAND Gate	360
Quick Estimate of Delays	362
12.3.2 Number of Inputs	363
12.4 Complex CMOS Logic Gates	364
Cascode Voltage Switch Logic	369
Differential Split-Level Logic	370
Tri-State Outputs	370
Additional Examples	370
Chapter 13 Clocked Circuits	375
13.1 The CMOS TG	375
Series Connection of TGs	377
13.2 Applications of the Transmission Gate	378
Path Selector	378
Static Circuits	379
13.3 Latches and Flip-Flops	380
Basic Latches	380
An Arbiter	383
Flip-Flops and Flow-through Latches	383
An Edge-Triggered D-FF	386
Flip-Flop Timing	388
13.4 Examples	389
Chapter 14 Dynamic Logic Gates	397
14.1 Fundamentals of Dynamic Logic	397
14.1.1 Charge Leakage	398
14.1.2 Simulating Dynamic Circuits	401

14.1.3 Nonoverlapping Clock Generation	401
14.1.4 CMOS TG in Dynamic Circuits	402
14.2 Clocked CMOS Logic	403
Clocked CMOS Latch	403
An Important Note	403
PE Logic	404
Domino Logic	405
NP Logic (Zipper Logic)	407
Pipelining	407
Chapter 15 VLSI Layout Examples	411
15.1 Chip Layout	412
Regularity	412
Standard Cell Examples	413
Power and Ground Considerations	417
An Adder Example	419
A 4-to-1 MUX/DEMUX	422
15.2 Layout Steps <i>by Dean Moriarty</i>	422
Planning and Stick Diagrams	422
Device Placement	424
Polish	427
Standard Cells Versus Full-Custom Layout	427
Chapter 16 Memory Circuits	433
16.1 Array Architectures	434
16.1.1 Sensing Basics	435
NMOS Sense Amplifier (NSA)	435
The Open Array Architecture	436
PMOS Sense Amplifier (PSA)	440
Refresh Operation	441
16.1.2 The Folded Array	441
Layout of the DRAM Memory Bit (Mbit)	443
16.1.3 Chip Organization	447
16.2 Peripheral Circuits	448
16.2.1 Sense Amplifier Design	448
Kickback Noise and Clock Feedthrough	449
Memory	450
Current Draw	450
Contention Current (Switching Current)	450

Removing Sense Amplifier Memory	451
Creating an Imbalance and Reducing Kickback Noise	451
Increasing the Input Range	454
Simulation Examples	454
16.2.2 Row/Column Decoders	457
Global and Local Decoders	458
Reducing Decoder Layout Area	460
16.2.3 Row Drivers	461
16.3 Memory Cells	463
16.3.1 The SRAM Cell	463
16.3.2 Read-Only Memory (ROM)	464
16.3.3 Floating Gate Memory	466
The Threshold Voltage	467
Erasable Programmable Read-Only Memory	468
Two Important Notes	468
Flash Memory	469
Chapter 17 Sensing Using $\Delta\Sigma$ Modulation	483
17.1 Qualitative Discussion	484
17.1.1 Examples of DSM	484
The Counter	485
Cup Size	486
Another Example	486
17.1.2 Using DSM for Sensing in Flash Memory	487
The Basic Idea	487
The Feedback Signal	492
Incomplete Settling	496
17.2 Sensing Resistive Memory	497
The Bit Line Voltage	497
Adding an Offset to the Comparator	498
Schematic and Design Values	499
A Couple of Comments	502
17.3 Sensing in CMOS Imagers	504
Resetting the Pixel	504
The Intensity Level	504
Sampling the Reference and Intensity Signals	505
Noise Issues	506
Subtracting V_R from V_s	508

Sensing Circuit Mismatches	517
Chapter 18 Special Purpose CMOS Circuits	523
18.1 The Schmitt Trigger	523
18.1.1 Design of the Schmitt Trigger	524
Switching Characteristics	526
18.1.2 Applications of the Schmitt Trigger	527
18.2 Multivibrator Circuits	529
18.2.1 The Monostable Multivibrator	529
18.2.2 The Astable Multivibrator	530
18.3 Input Buffers	531
18.3.1 Basic Circuits	531
Skew in Logic Gates	533
18.3.2 Differential Circuits	534
Transient Response	535
18.3.3 DC Reference	538
18.3.4 Reducing Buffer Input Resistance	541
18.4 Charge Pumps (Voltage Generators)	542
Negative Voltages	543
Using MOSFETs for the Capacitors	544
18.4.1 Increasing the Output Voltage	544
18.4.2 Generating Higher Voltages: The Dickson Charge Pump	544
Clock Driver with a Pumped Output Voltage	546
18.4.3 Example	546
Chapter 19 Digital Phase-Locked Loops	551
19.1 The Phase Detector	553
19.1.1 The XOR Phase Detector	553
19.1.2 The Phase Frequency Detector	557
19.2 The Voltage-Controlled Oscillator	561
19.2.1 The Current-Starved VCO	561
Linearizing the VCO's Gain	564
19.2.2 Source-Coupled VCOs	565
19.3 The Loop Filter	567
19.3.1 XOR DPLL	568
Active PI Loop Filter	573
19.3.2 PFD DPLL	575
Tri-State Output	575

Implementing the PFD in CMOS	576
PFD with a Charge Pump Output	578
Practical Implementation of the Charge Pump	579
Discussion	581
19.4 System Concerns	582
19.4.1 Clock Recovery from NRZ Data	584
The Hogge Phase Detector	588
Jitter	591
19.5 Delay-Locked Loops	592
Delay Elements	595
Practical VCO and VCDL Design	596
19.6 Some Examples	596
19.6.1 A 2 GHz DLL	596
19.6.2 A 1 Gbit/s Clock-Recovery Circuit	602

Chapter 20 Current Mirrors 613

20.1 The Basic Current Mirror	613
20.1.1 Long-Channel Design	614
20.1.2 Matching Currents in the Mirror	616
Threshold Voltage Mismatch	616
Transconductance Parameter Mismatch	616
Drain-to-Source Voltage and Lambda	617
Layout Techniques to Improve Matching	617
Layout of the Mirror with Different Widths	620
20.1.3 Biasing the Current Mirror	621
Using a MOSFET-Only Reference Circuit	622
Supply Independent Biasing	624
20.1.4 Short-Channel Design	627
An Important Note	630
20.1.5 Temperature Behavior	631
Resistor-MOSFET Reference Circuit	631
MOSFET-Only Reference Circuit	633
Temperature Behavior of the Beta-Multiplier	634
Voltage Reference Using the Beta-Multiplier	634
20.1.6 Biasing in the Subthreshold Region	635
20.2 Cascoding the Current Mirror	636
20.2.1 The Simple Cascode	636
DC Operation	637

Cascode Output Resistance	637
20.2.2 Low-Voltage (Wide-Swing) Cascode	639
An Important Practical Note	641
Layout Concerns	642
20.2.3 Wide-Swing, Short-Channel Design	642
20.2.4 Regulated Drain Current Mirror	645
20.3 Biasing Circuits	647
20.3.1 Long-Channel Biasing Circuits	647
Basic Cascode Biasing	648
The Folded-Cascode Structure	648
20.3.2 Short-Channel Biasing Circuits	650
Floating Current Sources	651
20.3.3 A Final Comment	651
Chapter 21 Amplifiers	657
21.1 Gate-Drain Connected Loads	657
21.1.1 Common-Source (CS) Amplifiers	657
Miller's Theorem	660
Frequency Response	661
The Right-Hand Plane Zero	662
A Common-Source Current Amplifier	666
Common-Source Amplifier with Source Degeneration	667
Noise Performance of the CS Amplifier with Gate-Drain Load	669
21.1.2 The Source Follower (Common-Drain Amplifier)	670
21.1.3 Common Gate Amplifier	671
21.2 Current Source Loads	671
21.2.1 Common-Source Amplifier	671
Class A Operation	672
Small-Signal Gain	673
Open Circuit Gain	673
High-Impedance and Low-Impedance Nodes	673
Frequency Response	674
Pole Splitting	676
Pole Splitting Summary	679
Canceling the RHP Zero	685
Noise Performance of the CS Amplifier with Current Source Load	686
21.2.2 The Cascode Amplifier	686

Frequency Response	687
Class A Operation	688
Noise Performance of the Cascode Amplifier	688
Operation as a Transimpedance Amplifier	688
21.2.3 The Common-Gate Amplifier	689
21.2.4 The Source Follower (Common-Drain Amplifier)	690
Body Effect and Gain	691
Level Shifting	692
Input Capacitance	693
Noise Performance of the SF Amplifier	694
Frequency Behavior	694
SF as an Output Buffer	696
A Class AB Output Buffer Using SFs	697
21.3 The Push-Pull Amplifier	698
21.3.1 DC Operation and Biasing	699
Power Conversion Efficiency	699
21.3.2 Small-Signal Analysis	702
21.3.3 Distortion	704
Modeling Distortion with SPICE	705
Chapter 22 Differential Amplifiers	711
22.1 The Source-Coupled Pair	711
22.1.1 DC Operation	711
Maximum and Minimum Differential Input Voltage	712
Maximum and Minimum Common-Mode Input Voltage	713
Current Mirror Load	715
Biasing from the Current Mirror Load	717
Minimum Power Supply Voltage	717
22.1.2 AC Operation	718
AC Gain with a Current Mirror Load	719
22.1.3 Common-Mode Rejection Ratio	721
Input-Referred Offset from Finite CMRR	723
22.1.4 Matching Considerations	724
Input-Referred Offset with a Current Mirror Load	725
22.1.5 Noise Performance	726
22.1.6 Slew-Rate Limitations	727
22.2 The Source Cross-Coupled Pair	727
Operation of the Diff-Amp	728

Input Signal Range	729
22.2.1 Current Source Load	731
Input Signal Range	732
22.3 Cascode Loads (The Telescopic Diff-Amp)	733
22.4 Wide-Swing Differential Amplifiers	736
22.4.1 Current Differential Amplifier	737
22.4.2 Constant Transconductance Diff-Amp	738
Discussion	740
Chapter 23 Voltage References	745
23.1 MOSFET-Resistor Voltage References	746
23.1.1 The Resistor-MOSFET Divider	746
23.1.2 The MOSFET-Only Voltage Divider	749
23.1.3 Self-Biased Voltage References	750
Forcing the Same Current through Each Side of the Reference	751
An Alternate Topology	756
23.2 Parasitic Diode-Based References	757
Diode Behavior	758
The Bandgap Energy of Silicon	759
Lower Voltage Reference Design	760
23.2.1 Long-Channel BGR Design	761
Diode-Referenced Self-Biasing (CTAT)	761
Thermal Voltage-Referenced Self-Biasing (PTAT)	762
Bandgap Reference Design	765
Alternative BGR Topologies	766
23.2.2 Short-Channel BGR Design	768
The Added Amplifier	770
Lower Voltage Operation	770
Chapter 24 Operational Amplifiers I	773
24.1 The Two-Stage Op-Amp	774
Low-Frequency, Open Loop Gain, A_{OLDC}	774
Input Common-Mode Range	774
Power Dissipation	775
Output Swing and Current Source/Sinking Capability	775
Offsets	775
Compensating the Op-Amp	776
Gain and Phase Margins	781

Removing the Zero	782
Compensation for High-Speed Operation	783
Slew-Rate Limitations	787
Common-Mode Rejection Ratio (CMRR)	789
Power Supply Rejection Ratio (PSRR)	790
Increasing the Input Common-Mode Voltage Range	791
Estimating Bandwidth in Op-Amps Circuits	792
24.2 An Op-Amp with Output Buffer	793
Compensating the Op-Amp	794
24.3 The Operational Transconductance Amplifier (OTA)	796
Unity-Gain Frequency, f_{un}	797
Increasing the OTA Output Resistance	798
An Important Note	799
OTA with an Output Buffer (An Op-Amp)	800
The Folded-Cascode OTA and Op-Amp	803
24.4 Gain-Enhancement	808
Bandwidth of the Added GE Amplifiers	809
Compensating the Added GE Amplifiers	811
24.5 Some Examples and Discussions	812
A Voltage Regulator	812
Bad Output Stage Design	817
Three-Stage Op-Amp Design	820
Chapter 25 Dynamic Analog Circuits	829
25.1 The MOSFET Switch	829
Charge Injection	830
Capacitive Feedthrough	831
Reduction of Charge Injection and Clock Feedthrough	832
kT/C Noise	833
25.1.1 Sample-and-Hold Circuits	834
25.2 Fully-Differential Circuits	836
Gain	836
Common-Mode Feedback	837
Coupled Noise Rejection	838
Other Benefits of Fully-Differential Op-Amps	838
25.2.1 A Fully-Differential Sample-and-Hold	838
Connecting the Inputs to the Bottom (Poly1) Plate	840
Bottom Plate Sampling	841

SPICE Simulation	841
25.3 Switched-Capacitor Circuits	843
25.3.1 Switched-Capacitor Integrator	845
Parasitic Insensitive	846
Other Integrator Configurations	846
Exact Frequency Response of a Switched-Capacitor Integrator	849
Capacitor Layout	851
Op-Amp Settling Time	852
25.4 Circuits	853
Reducing Offset Voltage of an Op-Amp	853
Dynamic Comparator	854
Dynamic Current Mirrors	856
Dynamic Amplifiers	858
Chapter 26 Operational Amplifiers II	863
26.1 Biasing for Power and Speed	863
26.1.1 Device Characteristics	864
26.1.2 Biasing Circuit	865
Layout of Differential Op-Amps	865
Self-Biased Reference	866
26.2 Basic Concepts	867
Modeling Offset	867
A Diff-Amp	867
A Single Bias Input Diff-Amp	868
The Diff-Amp's Tail Current Source	868
Using a CMFB Amplifier	869
Compensating the CMFB Loop	871
Extending the CMFB Amplifier Input Range	873
Dynamic CMFB	874
26.3 Basic Op-Amp Design	876
The Differential Amplifier	877
Adding a Second Stage (Making an Op-Amp)	878
Step Response	880
Adding CMFB	881
CMFB Amplifier	882
The Two-Stage Op-Amp with CMFB	883
Origin of the Problem	884

Simulation Results	886
Using MOSFETs Operating in the Triode Region	887
Start-up Problems	887
Lowering Input Capacitance	887
Making the Op-Amp More Practical	888
Increasing the Op-Amp's Open-Loop Gain	889
Offsets	892
Op-Amp Offset Effects on Outputs	893
Single-Ended to Differential Conversion	894
CMFB Settling Time	895
CMFB in the Output Buffer (Fig. 26.43) or the Diff-Amp (Fig. 26.40)?	895
26.4 Op-Amp Design Using Switched-Capacitor CMFB	896
Clock Signals	896
Switched-Capacitor CMFB	896
The Op-Amp's First Stage	898
The Output Buffer	900
An Application of the Op-Amp	901
Simulation Results	902
Increasing the Widths of the Diff-Pair	903
A Final Note Concerning Biasing	903
Chapter 27 Nonlinear Analog Circuits	909
27.1 Basic CMOS Comparator Design	909
Preamplification	910
Decision Circuit	910
Output Buffer	913
27.1.1 Characterizing the Comparator	915
Comparator DC Performance	915
Transient Response	916
Propagation Delay	918
Minimum Input Slew Rate	918
27.1.2 Clocked Comparators	918
27.1.3 Input Buffers Revisited	920
27.2 Adaptive Biasing	920
27.3 Analog Multipliers	923
27.3.1 The Multiplying Quad	924
Simulating the Operation of the Multiplier	926

27.3.2 Multiplier Design Using Squaring Circuits	928
Chapter 28 Data Converter Fundamentals	931
28.1 Analog Versus Discrete Time Signals	931
28.2 Converting Analog Signals to Digital Signals	932
28.3 Sample-and-Hold (S/H) Characteristics	935
Sample Mode	936
Hold Mode	937
Aperture Error	937
28.4 Digital-to-Analog Converter (DAC) Specifications	938
Differential Nonlinearity	941
Integral Nonlinearity	943
Offset	945
Gain Error	945
Latency	945
Signal-to-Noise Ratio (SNR)	945
Dynamic Range	947
28.5 Analog-to-Digital Converter (ADC) Specifications	947
Quantization Error	948
Differential Nonlinearity	950
Missing Codes	951
Integral Nonlinearity	951
Offset and Gain Error	953
Aliasing	953
Signal-to-Noise Ratio	956
Aperture Error	956
28.6 Mixed-Signal Layout Issues	957
Floorplanning	958
Power Supply and Ground Issues	958
Fully Differential Design	960
Guard Rings	960
Shielding	961
Other Interconnect Considerations	962
Chapter 29 Data Converter Architectures	965
29.1 DAC Architectures	965
29.1.1 Digital Input Code	965
29.1.2 Resistor String	966
Mismatch Errors Related to the Resistor-String DAC	967

Integral Nonlinearity of the Resistor-String DAC	969
Differential Nonlinearity of the Worst-Case Resistor-String DAC	970
29.1.3 R-2R Ladder Networks	971
29.1.4 Current Steering	973
Mismatch Errors Related to Current-Steering DACs	976
29.1.5 Charge-Scaling DACs	978
Layout Considerations for a Binary-Weighted Capacitor Array	980
The Split Array	980
29.1.6 Cyclic DAC	982
29.1.7 Pipeline DAC	984
29.2 ADC Architectures	985
29.2.1 Flash	985
Accuracy Issues for the Flash ADC	988
29.2.2 The Two-Step Flash ADC	990
Accuracy Issues Related to the Two-Step Flash Converter	992
Accuracy Issues Related to Operational Amplifiers	992
29.2.3 The Pipeline ADC	994
Accuracy Issues Related to the Pipeline Converter	996
29.2.4 Integrating ADCs	998
Single-Slope Architecture	998
Accuracy Issues Related to the Single-Slope ADC	1000
Dual-Slope Architecture	1000
Accuracy Issues Related to the Dual-Slope ADC	1002
29.2.5 The Successive Approximation ADC	1003
The Charge-Redistribution Successive Approximation ADC	1005
29.2.6 The Oversampling ADC	1007
Differences in Nyquist Rate and Oversampled ADCs	1007
The First-Order $\Delta\Sigma$ Modulator	1008
The Higher Order $\Delta\Sigma$ Modulators	1010
Index	1023
About the Author	1039