
Table of Contents

Preface	xi
About the Author.....	xv
1 An Overview of BIST	1
1.1 An Overview of Testing.....	1
1.1.1 <i>Product Development and Design Verification</i>	2
1.1.2 <i>Manufacturing Test</i>	4
1.1.3 <i>System Operation</i>	6
1.1.4 <i>The Testing Problem</i>	7
1.2 What Is BIST? How Does It Work?	8
1.2.1 <i>Basic BIST Architecture</i>	9
1.2.2 <i>A Simple BIST Design</i>	10
1.3 Advantages and Disadvantages of BIST	12
2 Fault Models, Detection, and Simulation	15
2.1 Testing and Fault Simulation	15
2.2 Fault Models and Detection.....	18

2.2.1	<i>Gate-Level Stuck-At Fault Model</i>	18
2.2.2	<i>Transistor-Level Stuck Fault Model</i>	20
2.2.3	<i>Bridging Fault Models</i>	23
2.2.4	<i>Delay Faults</i>	26
2.2.5	<i>Single vs. Multiple Fault Models</i>	27
2.2.6	<i>Equivalent Faults and Fault Collapsing</i>	27
2.2.7	<i>Bridging Fault Extraction</i>	30
2.2.8	<i>Statistical Fault Sampling</i>	32
2.3	Fault Detection and Fault Coverage	33
2.3.1	<i>Controllability and Observability</i>	33
2.3.2	<i>Path Sensitization</i>	34
2.3.3	<i>Undetectable Faults</i>	35
2.3.4	<i>Potentially Detected Faults</i>	38
2.3.5	<i>Fault Coverage</i>	39
2.3.6	<i>N-Detectability</i>	41
3	Design for Testability	43
3.1	Overview of Design for Testability.....	43
3.2	Ad-Hoc Techniques.....	45
3.3	Scan Design Techniques.....	48
3.3.1	<i>Multiple Scan Chains</i>	52
3.3.2	<i>Partial Scan Design</i>	52
3.4	Boundary Scan.....	53
3.5	BIST.....	56
3.6	Evaluation Criteria for DFT Approaches.....	57
4	Test Pattern Generation	61
4.1	Types of Test Patterns.....	61
4.2	Counters.....	63
4.3	Finite State Machines.....	63
4.4	Linear Feedback Shift Registers.....	65
4.4.1	<i>Primitive Polynomials</i>	67
4.4.2	<i>Producing the All 0s Pattern</i>	70
4.4.3	<i>Reciprocal Polynomial</i>	71
4.5	Cellular Automata.....	72
4.6	Weighted Pseudo-Random Test Patterns.....	75

4.7 Other TPGs 77
4.8 Comparing TPGs 79

5 Output Response Analysis81

5.1 Types of Output Data Compaction 81
5.2 Concentrators 83
5.3 Comparators 84
5.4 Counting Techniques 86
5.5 Signature Analysis 88
5.6 Accumulators 94
5.7 Parity Check 95
5.8 Fault Simulation Considerations 96
5.9 Comparing ORAs 97
5.10 Summary of Methods to Reduce Aliasing 100

6 Manufacturing and System-Level Use of BIST101

6.1 Manufacturing Use of BIST 101
 6.1.1 *Collapsed Vectors Sets* 101
 6.1.2 *Low-Cost ATE* 103
 6.1.3 *Burn-In Testing* 104
 6.1.4 *Other Issues* 105
6.2 System-Level Use of BIST 105
 6.2.1 *Requirements for System-Level Use of BIST* 106
 6.2.2 *Input Isolation* 108
 6.2.3 *Test Controller* 110
 6.2.4 *Design Verification of BIST* 111
 6.2.5 *Effective Fault Coverage* 113
 6.2.6 *Diagnostic Evaluation* 114
 6.2.7 *Multiple BIST Sessions* 114
6.3 General BIST Architectures 116
6.4 Overview of BIST Design Process 118
6.5 The Clock Enable Problem 119

7	Built-In Logic Block Observer	121
7.1	BILBO Architecture	121
7.2	BILBO Operation	125
7.3	Test Session Scheduling.....	126
7.4	BIST Controller	128
7.5	Concurrent BILBO	129
7.6	Benefits and Limitations.....	132
8	Pseudo-Exhaustive BIST.....	137
8.1	Autonomous Test	137
8.2	Hardware Partitioning.....	139
8.3	Pseudo-Exhaustive Self-Test	141
8.4	Sensitized Partitioning	143
8.5	Test Point Insertion	146
8.6	Benefits and Limitations.....	147
9	Circular BIST	149
9.1	Circular BIST Architecture.....	149
9.2	Circular BIST Operation.....	153
9.3	BIST Controller	156
9.4	Selective Replacement of Flip-Flops.....	157
9.5	Register Adjacency	160
9.6	Limit Cycling.....	161
	9.6.1 Design Guidelines for Limit Cycling.....	162
	9.6.2 Hardware Solutions to Limit Cycling.....	164
9.7	Benefits and Limitations.....	168
10	Scan-Based BIST	169
10.1	Scan BIST Architectures and Operation.....	169
	10.1.1 The First Scan BIST?.....	173
	10.1.2 Random Test Socket.....	174
	10.1.3 STUMPS.....	176
10.2	Linear and Structural Dependencies.....	177

10.2.1	<i>Structural Dependencies</i>	177
10.2.2	<i>Linear Dependencies</i>	179
10.3	Linear and Structural Dependency Solutions	181
10.3.1	<i>Reseeding LFSRs and Multiple Polynomials</i>	181
10.3.2	<i>Bit Manipulation</i>	182
10.3.3	<i>Test Point Insertion</i>	183
10.3.4	<i>Phase Shifters</i>	184
10.3.5	<i>Multiple Capture Cycles and Partial Scan</i>	188
10.4	Benefits and Limitations	189
11	Non-Intrusive BIST	191
11.1	Non-Intrusive BIST Architectures	191
11.1.1	<i>Board-Level Implementations</i>	192
11.1.2	<i>Device-Level Implementations</i>	195
11.1.3	<i>System-Level Implementations</i>	197
11.1.4	<i>Vertical Testability Implementations</i>	199
11.2	Benefits and Limitations	204
11.3	The Clock Enable Problem Revisited	206
12	BIST for Regular Structures	207
12.1	Regular Structure Fault Models	208
12.2	RAM BIST Architectures	210
12.3	ROM and PLA BIST Architectures	215
12.4	Bypassing Regular Structures During BIST	218
12.5	Benefits and Limitations	219
13	BIST for FPGAs and CPLDs	221
13.1	Overview of FPGAs and CPLDs	222
13.2	Logic BIST Architectures	225
13.2.1	<i>LUT/RAM-based PLBs</i>	228
13.2.2	<i>Fully Programmable OR-Plane PLA-based PLBs</i>	229
13.2.3	<i>Partially Programmable OR-Plane PLA-based PLBs</i>	233
13.3	Interconnect BIST Architectures	236
13.4	Boundary Scan Access to BIST	240
13.4.1	<i>Using Existing Boundary Scan Cells</i>	241

13.4.2 Configuration Memory Readback 242
13.4.3 User-Defined Scan Chain 243
13.5 On-Line BIST 244
13.6 Benefits and Limitations 248

14 Applying Digital BIST to Mixed-Signal Systems..251

14.1 Mixed-Signal BIST Architecture 252
 14.1.1 TPGs for Mixed-Signal BIST 254
 14.1.2 ORAs for Mixed-Signal BIST 258
14.2 Mixed-Signal BIST Operation 259
14.3 Analysis of BIST Approach 261
 14.3.1 Benchmark Circuits 262
 14.3.2 Fault Simulation Results 263
14.4 Benefits and Limitations 265

15 Merging BIST and Concurrent Fault Detection..267

15.1 System Use of CFDCs 268
15.2 Overview of CFDCs 271
 15.2.1 Parity Circuits 271
 15.2.2 Cyclic Redundancy Check (CRC) Circuits 272
 15.2.3 Checksum Circuits 274
 15.2.4 Hamming Circuits 275
 15.2.5 Berger and Bose-Lin Circuits 278
 15.2.6 Comparing CFDCs 279
15.3 Using CFDCs for Off-Line BIST 280
15.4 On-Line BIST Approaches 284
15.5 Benefits and Limitations 286

Acronyms.....287

Bibliography.....291

Index313