

---

# *Table of Contents*

---

<b>Preface .....</b>	<b>xi</b>
<b>About the Author.....</b>	<b>xv</b>
<b>1 An Overview of BIST .....</b>	<b>1</b>
1.1 An Overview of Testing .....	1
1.1.1 <i>Product Development and Design Verification</i> .....	2
1.1.2 <i>Manufacturing Test</i> .....	4
1.1.3 <i>System Operation</i> .....	6
1.1.4 <i>The Testing Problem</i> .....	7
1.2 What Is BIST? How Does It Work? .....	8
1.2.1 <i>Basic BIST Architecture</i> .....	9
1.2.2 <i>A Simple BIST Design</i> .....	10
1.3 Advantages and Disadvantages of BIST .....	12
<b>2 Fault Models, Detection, and Simulation .....</b>	<b>15</b>
2.1 Testing and Fault Simulation .....	15
2.2 Fault Models and Detection.....	18

---

2.2.1	<i>Gate-Level Stuck-At Fault Model</i>	18
2.2.2	<i>Transistor-Level Stuck Fault Model</i>	20
2.2.3	<i>Bridging Fault Models</i>	23
2.2.4	<i>Delay Faults</i>	26
2.2.5	<i>Single vs. Multiple Fault Models</i>	27
2.2.6	<i>Equivalent Faults and Fault Collapsing</i>	27
2.2.7	<i>Bridging Fault Extraction</i>	30
2.2.8	<i>Statistical Fault Sampling</i>	32
2.3	<b>Fault Detection and Fault Coverage</b>	33
2.3.1	<i>Controllability and Observability</i>	33
2.3.2	<i>Path Sensitization</i>	34
2.3.3	<i>Undetectable Faults</i>	35
2.3.4	<i>Potentially Detected Faults</i>	38
2.3.5	<i>Fault Coverage</i>	39
2.3.6	<i>N-Detectability</i>	41
<b>3</b>	<b>Design for Testability</b>	<b>43</b>
3.1	Overview of Design for Testability	43
3.2	Ad-Hoc Techniques	45
3.3	Scan Design Techniques	48
3.3.1	<i>Multiple Scan Chains</i>	52
3.3.2	<i>Partial Scan Design</i>	52
3.4	Boundary Scan	53
3.5	BIST	56
3.6	Evaluation Criteria for DFT Approaches	57
<b>4</b>	<b>Test Pattern Generation</b>	<b>61</b>
4.1	Types of Test Patterns	61
4.2	Counters	63
4.3	Finite State Machines	63
4.4	Linear Feedback Shift Registers	65
4.4.1	<i>Primitive Polynomials</i>	67
4.4.2	<i>Producing the All 0s Pattern</i>	70
4.4.3	<i>Reciprocal Polynomial</i>	71
4.5	Cellular Automata	72
4.6	Weighted Pseudo-Random Test Patterns	75

---

4.7 Other TPGs .....	77
4.8 Comparing TPGs .....	79
<b>5 Output Response Analysis .....</b>	<b>81</b>
5.1 Types of Output Data Compaction .....	81
5.2 Concentrators .....	83
5.3 Comparators .....	84
5.4 Counting Techniques .....	86
5.5 Signature Analysis .....	88
5.6 Accumulators .....	94
5.7 Parity Check .....	95
5.8 Fault Simulation Considerations .....	96
5.9 Comparing ORAs .....	97
5.10 Summary of Methods to Reduce Aliasing .....	100
<b>6 Manufacturing and System-Level Use of BIST .....</b>	<b>101</b>
6.1 Manufacturing Use of BIST .....	101
6.1.1 <i>Collapsed Vectors Sets</i> .....	101
6.1.2 <i>Low-Cost ATE</i> .....	103
6.1.3 <i>Burn-In Testing</i> .....	104
6.1.4 <i>Other Issues</i> .....	105
6.2 System-Level Use of BIST .....	105
6.2.1 <i>Requirements for System-Level Use of BIST</i> .....	106
6.2.2 <i>Input Isolation</i> .....	108
6.2.3 <i>Test Controller</i> .....	110
6.2.4 <i>Design Verification of BIST</i> .....	111
6.2.5 <i>Effective Fault Coverage</i> .....	113
6.2.6 <i>Diagnostic Evaluation</i> .....	114
6.2.7 <i>Multiple BIST Sessions</i> .....	114
6.3 General BIST Architectures .....	116
6.4 Overview of BIST Design Process .....	118
6.5 The Clock Enable Problem .....	119

<b>7</b>	<b>Built-In Logic Block Observer .....</b>	<b>121</b>
7.1	BILBO Architecture .....	121
7.2	BILBO Operation .....	125
7.3	Test Session Scheduling.....	126
7.4	BIST Controller .....	128
7.5	Concurrent BILBO .....	129
7.6	Benefits and Limitations.....	132
<b>8</b>	<b>Pseudo-Exhaustive BIST.....</b>	<b>137</b>
8.1	Autonomous Test .....	137
8.2	Hardware Partitioning.....	139
8.3	Pseudo-Exhaustive Self-Test .....	141
8.4	Sensitized Partitioning .....	143
8.5	Test Point Insertion .....	146
8.6	Benefits and Limitations.....	147
<b>9</b>	<b>Circular BIST .....</b>	<b>149</b>
9.1	Circular BIST Architecture.....	149
9.2	Circular BIST Operation.....	153
9.3	BIST Controller .....	156
9.4	Selective Replacement of Flip-Flops .....	157
9.5	Register Adjacency .....	160
9.6	Limit Cycling .....	161
9.6.1	<i>Design Guidelines for Limit Cycling .....</i>	162
9.6.2	<i>Hardware Solutions to Limit Cycling .....</i>	164
9.7	Benefits and Limitations.....	168
<b>10</b>	<b>Scan-Based BIST .....</b>	<b>169</b>
10.1	Scan BIST Architectures and Operation.....	169
10.1.1	<i>The First Scan BIST? .....</i>	173
10.1.2	<i>Random Test Socket .....</i>	174
10.1.3	<i>STUMPS .....</i>	176
10.2	Linear and Structural Dependencies .....	177

10.2.1 Structural Dependencies.....	177
10.2.2 Linear Dependencies .....	179
10.3 Linear and Structural Dependency Solutions .....	181
10.3.1 Reseeding LFSRs and Multiple Polynomials.....	181
10.3.2 Bit Manipulation.....	182
10.3.3 Test Point Insertion.....	183
10.3.4 Phase Shifters .....	184
10.3.5 Multiple Capture Cycles and Partial Scan.....	188
10.4 Benefits and Limitations.....	189
<b>11 Non-Intrusive BIST .....</b>	<b>191</b>
11.1 Non-Intrusive BIST Architectures.....	191
11.1.1 Board-Level Implementations.....	192
11.1.2 Device-Level Implementations .....	195
11.1.3 System-Level Implementations .....	197
11.1.4 Vertical Testability Implementations.....	199
11.2 Benefits and Limitations .....	204
11.3 The Clock Enable Problem Revisited.....	206
<b>12 BIST for Regular Structures .....</b>	<b>207</b>
12.1 Regular Structure Fault Models .....	208
12.2 RAM BIST Architectures .....	210
12.3 ROM and PLA BIST Architectures.....	215
12.4 Bypassing Regular Structures During BIST .....	218
12.5 Benefits and Limitations .....	219
<b>13 BIST for FPGAs and CPLDs.....</b>	<b>221</b>
13.1 Overview of FPGAs and CPLDs .....	222
13.2 Logic BIST Architectures .....	225
13.2.1 LUT/RAM-based PLBs .....	228
13.2.2 Fully Programmable OR-Plane PLA-based PLBs .....	229
13.2.3 Partially Programmable OR-Plane PLA-based PLBs .....	233
13.3 Interconnect BIST Architectures .....	236
13.4 Boundary Scan Access to BIST .....	240
13.4.1 Using Existing Boundary Scan Cells.....	241

---

13.4.2 Configuration Memory Readback .....	242
13.4.3 User-Defined Scan Chain.....	243
13.5 On-Line BIST .....	244
13.6 Benefits and Limitations.....	248
<b>14 Applying Digital BIST to Mixed-Signal Systems..</b>	<b>251</b>
14.1 Mixed-Signal BIST Architecture.....	252
14.1.1 TPGs for Mixed-Signal BIST.....	254
14.1.2 ORAs for Mixed-Signal BIST.....	258
14.2 Mixed-Signal BIST Operation.....	259
14.3 Analysis of BIST Approach.....	261
14.3.1 Benchmark Circuits .....	262
14.3.2 Fault Simulation Results.....	263
14.4 Benefits and Limitations .....	265
<b>15 Merging BIST and Concurrent Fault Detection...267</b>	
15.1 System Use of CFDCs .....	268
15.2 Overview of CFDCs .....	271
15.2.1 Parity Circuits .....	271
15.2.2 Cyclic Redundancy Check (CRC) Circuits .....	272
15.2.3 Checksum Circuits .....	274
15.2.4 Hamming Circuits.....	275
15.2.5 Berger and Bose-Lin Circuits .....	278
15.2.6 Comparing CFDCs.....	279
15.3 Using CFDCs for Off-Line BIST .....	280
15.4 On-Line BIST Approaches .....	284
15.5 Benefits and Limitations .....	286
<b>Acronyms.....</b>	<b>287</b>
<b>Bibliography.....</b>	<b>291</b>
<b>Index .....</b>	<b>313</b>

---