

Contents

1	Introduction	1
1.1	Motivation	1
1.2	Purpose of the Thesis	5
1.3	Current Status	8
1.4	Structure of the Thesis	11
1.5	Summary	12
2	High-Level Synthesis Techniques for Low Power Design	13
2.1	Fundamentals	14
2.2	High-Level Synthesis	15
2.3	Power Dissipation	18
2.4	Scheduling Algorithm with Multiple Supply Voltage	21
2.5	Scheduling Algorithm based on Frequency Variation	26
2.6	Scheduling Algorithm based on Switching Activity	30
2.7	Allocation and Binding for Low Power	31
2.8	Enhancements for Low Power Synthesis	34
2.9	Summary	35
3	Low Power Scheduling	37
3.1	Introduction	37
3.2	History	38
3.3	Overview of the Methodology	40
3.4	Power Reduction Methods	44
3.5	Design Example	47
3.6	Cost Function	49
3.7	Standard Scheduling	54
3.8	Path Determination	56
3.8.1	Disjoint Paths	57
3.8.2	Paths between Fork and Join Nodes	59
3.8.3	Paths influenced by Control Nodes	66
3.9	Compatibility Graph	71
3.10	Clique Problem	75
3.11	Experimental Results	83
3.12	Summary	87

4 Example: HW-Accelerator for Image and Video Processing	89
4.1 Power Scheduler versus Asynchronous Design	89
4.2 Asynchronous Architecture and Design	90
4.2.1 Data-flow oriented architecture design	91
4.2.2 Delay-Insensitive Implementation Style	92
4.2.3 Operator Implementation	94
4.2.4 Control Operators	96
4.2.5 Storage Elements	97
4.2.6 Configurable Functionality	97
4.2.7 Implementation Environment	97
4.3 Image and Video Processing	97
4.4 HW-Accelerator Implementation	100
4.4.1 Overall Architecture	100
4.4.2 Implementation Approach I	101
4.4.3 Implementation Approach II	106
4.4.4 Estimation and Schedule	116
4.4.5 Design Flow and Test-Concept	119
4.5 Summary	120
5 Fully Reconfigurable Pipeline Architecture (MACT)	121
5.1 Introduction	122
5.2 Concept of the Architecture	122
5.2.1 General Overview	122
5.2.2 Self-Timed Bit-Serial	123
5.2.3 Synchronizer Implementation	126
5.2.4 Router Implementation	128
5.2.5 Operator Implementation	132
5.3 Realized Example: Video Processing	133
5.4 Summary	135
6 Summary	137
6.1 Resume	137
6.2 Outlook	139
A Input/Output Grammar	141
B Design Example Compatibilities	143
List of Figures	147
List of Tables	149
List of Algorithms	151

