
Table of Contents

2003 International Workshop on Memory Technology, Design and Testing (MTDT 2003)

Message from the General Chair.....	vii
Message from the Technical Program Chair	viii
Workshop Committee.....	ix

Plenary Session

Program Introduction: T. Wik, Program Chair
MTDT Message: Adit Singh, General Chair

Keynote Address

Platform Architecture and the Persistence of Memory
Christopher Hamlin, Chief Technology Officer, LSI Logic

Session 1: DRAM for Leading Edge Applications

Chair: Robert Evans, MOSAID

Application Specific DRAMs Today.....	7
<i>B. Prince</i>	
A Multilevel DRAM with Hierarchical Bitlines and Serial Sensing	14
<i>B. Cockburn, J. Tapia, and D. Elliott</i>	
Cost Optimum Embedded DRAM Design by Yield Analysis.....	20
<i>Y. Zenda, K. Nakamae, and H. Fujioka</i>	

Session 2: Fault Analysis and Test Generation and Verification

Chair: Eric Dupont, iROC Technology

High coverage functional verification methods for complex Flash designs	[not submitted in time for publication]
<i>D. Yang and Y. Chin</i>	
Systematic Memory Test Generation for DRAM Defects Causing Two Floating Nodes	27
<i>Z. Al-Ars and Ad J. van de Goor</i>	
A Fault Primitive Based Analysis of Linked Faults in RAMs.....	33
<i>Z. Al-Ars, S. Hamdioui, and Ad J. van de Goor</i>	

Session 3: Enhanced Testing Techniques

Chair: Christophe Frey, ST Microelectronics

Output Timing Measurement Using an Idd Method.....	43
<i>J. Vollrath</i>	
Reducing Test Time of Embedded SRAMs.....	47
<i>B. Wang, J. Yang, and A. Ivanov</i>	
A Testability-Driven Optimizer and Wrapper Generator for Embedded Memories.....	53
<i>R.-F. Huang, L.-M. Deng, C.-W. Wu, and J.-F. Li</i>	

Session 4: Panel: Are All the Memory BIST Challenges Solved?

Chair and Moderator: R. Dean Adams, PDAT Technologies

Panelists: Michael Nicolaidis, iROC
Steve Pateras, Logic Vision
Wu-Tung Cheng, Mentor Graphics
Shahryar Arani, Virage Logic

Session 5: Memory Roadmap, Yield and Optimization

Chair: Ad van de Goor, Delft University of Technology

ITRS Commodity Memory Roadmap.....	61
<i>R. Barth</i>	
Optimal Spare Utilization in Repairable and Reliable Memory Cores.....	64
<i>M. Choi, N. Park, F. Lombardi, Y. Kim, and V. Piuri</i>	
Applying Defect-Based Test to Embedded Memories in a COT Model	72
<i>R. Aitken</i>	

Session 6: Memory Design Techniques

Chair: Joerg Vollrath, Infineon Technologies

A 40ns Random Access Time Low Voltage 2Mbits EEPROM Memory for Embedded Applications	81
<i>J.-M. Daga, C. Papaix, E. Racape, M. Combe, V. Sialelli, and J. Guichaoua</i>	
An Electrical Simulation Model for the Chalcogenide Phase-Change Memory Cell	86
<i>D. Salamon and B. Cockburn</i>	

Session 7: Special Session

Panel: Embedded DRAM
Moderator: Bruce Cockburn, University of Alberta
Panelists: TBD

Author Index	95
---------------------------	----