

Contents

1	Introduction	1
1.1	Automated Design of Digital Circuits	1
1.2	Aim of this Thesis	4
1.3	Current Status	7
2	Overview on High-Level Synthesis	13
2.1	Data Structures	13
2.1.1	Control & Data Flow Graph	13
2.1.2	Communication Graph	14
2.1.3	Data and Control Path	15
2.2	Subproblems in High-Level Synthesis	18
2.3	Target Architectures	24
2.3.1	Multiplexed Architectures	25
2.3.2	Bus Architectures	25
2.3.3	Layout Design Styles	28
2.4	High-Level Synthesis Techniques	29
2.4.1	Data Flow Scheduling	29
2.4.2	Module Assignment	34
2.4.3	Register Allocation and Assignment	35
2.4.4	Interconnect Allocation and Assignment	37
3	Informal System Overview	39
3.1	Our Target Architecture	40
3.1.1	Lifetime Model	42
3.1.2	Control Path Organization	43
3.2	Data-Flow Graph Scheduling, Allocation and Assignment	44
3.3	Input Variable Distribution	45
3.4	Integrated Scheduling and Placement	46
3.4.1	A-priori scheduling of communications	46
3.4.2	Placement of communication graphs	48
3.4.3	A-posteriori scheduling of communications	50

3.5	Completing the Data Path	52
4	Scheduling of Communication Graphs	55
4.1	Simple communication graphs	56
4.1.1	Complexity	58
4.1.2	Integer Program Formulation	60
4.2	Extension to Hyperedge Communications	62
4.3	Extension to Mutually Exclusive Communications	64
4.4	Extension to Partitioned Buses	66
5	Placement of Communication Graphs	69
5.1	Placement Costs	69
5.1.1	Multiplexer and Bus Driver Estimation	70
5.1.2	Switch Estimation	71
5.1.3	Cost Function	73
5.2	Placement by Simulated Annealing	74
5.2.1	Configuration Space	75
5.2.2	Cooling Schedule	76
5.3	Design Alternatives	77
6	Completing the Data Path	81
6.1	Register Assignment	81
6.2	Interconnect Assignment	82
6.2.1	Port Assignment	83
6.2.2	Bus assignment by Interval Coloring	83
6.2.3	Bus Assignment by Clique Partitioning	85
6.3	Switch Generation	86
7	Results and Experiments	89
7.1	Placement-Driven High-Level Synthesis	90
7.2	Comparison with other Systems	97
8	Summary and Conclusions	101