

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Motivation . . . . .	1
1.2	Computation Models . . . . .	3
1.2.1	Parallel Random Access Machine (PRAM) . . . . .	3
1.2.2	Distributed Memory Machine (DMM) . . . . .	4
1.2.3	Reconfigurable DMM (RDMM) . . . . .	6
1.2.4	Reconfigurable mesh DMM (RM-DMM) . . . . .	7
1.3	Criteria for the Quality of Simulations . . . . .	8
1.4	Previous Work . . . . .	8
1.4.1	Deterministic PRAM Simulations . . . . .	9
1.4.2	Randomized PRAM Simulations . . . . .	10
1.5	New Results . . . . .	12
1.6	Organization . . . . .	14
<b>2</b>	<b>Basics</b>	<b>16</b>
2.1	Universal Hashing . . . . .	16
2.2	Majority Techniques . . . . .	19
2.3	Log-Star Techniques . . . . .	20
<b>3</b>	<b>Direct PRAM Simulations</b>	<b>23</b>
3.1	A Direct $O(\log \log n / \log \log \log n)$ Delay Simulation . . . . .	23
3.2	A Lower Bound for Simple Access Protocols . . . . .	33
<b>4</b>	<b>Indirect PRAM Simulations</b>	<b>39</b>
4.1	The Access Graph $H$ . . . . .	39
4.2	An $O(\log \log n / \log \log \log n)$ Delay Simulation . . . . .	44
4.2.1	The Neighbor-Data-Structure . . . . .	44
4.2.2	Schedule and Analysis of the Simulation . . . . .	45
4.3	$o(\log \log n / \log \log \log n)$ Delay Simulations . . . . .	47
4.3.1	The Path-Access-Structure . . . . .	48
4.3.2	Cleaning Up Connected Components . . . . .	52

4.3.3	An $O(\sqrt{\log \log n} \log^* n)$ Delay Simulation . . . . .	53
4.3.4	An $O(\log \log \log n \log^* n)$ Delay Simulation . . . . .	55
4.4	A Lower Bound for Topological Simulations . . . . .	57
<b>5</b>	<b>PRAM Simulations on Reconfigurable Architectures</b>	<b>65</b>
5.1	Introduction . . . . .	65
5.2	An $O(\log^* n)$ Delay Simulation on a Reconfigurable DMM . .	66
5.3	Simulation with Constant Delay on a Reconfigurable Mesh DMM . . . . .	68
5.3.1	Simulation Between Reconfigurable Architectures . . . . .	69
5.3.2	Analysis of the Simulation on a Reconfigurable Mesh DMM . . . . .	70
<b>6</b>	<b>Routing on a Complete Network</b>	<b>73</b>
6.1	'All-But-Linear' Routing . . . . .	73
6.2	$k - k$ Relation Routing . . . . .	78
<b>7</b>	<b>General tools for PRAM Simulations</b>	<b>85</b>
7.1	Reduction from CRCW PRAM to EREW PRAM . . . . .	85
7.2	Time-Processor Optimal EREW PRAM Simulations . . . . .	87
<b>8</b>	<b>Conclusions</b>	<b>89</b>
<b>A</b>	<b>Inequalities</b>	<b>91</b>
A.1	Tail Estimates . . . . .	91
A.2	Graph Theory . . . . .	92
<b>B</b>	<b>Reconfigurable Meshes</b>	<b>93</b>
B.1	Constant Time Algorithms on Reconfigurable Meshes . . . . .	93
<b>Bibliography</b>		<b>94</b>