

# Contents

<b>Abstract</b>	<b>iv</b>
<b>Declaration</b>	<b>vi</b>
<b>Acknowledgements</b>	<b>vii</b>
<b>List of Figures</b>	<b>xv</b>
<b>List of Tables</b>	<b>xix</b>
<b>List of Symbols</b>	<b>xx</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Overview of Optical Fiber Communication System . . . . .	3
1.2 Monolithic Optical Fiber Transceiver . . . . .	7
1.3 Motivation – Benefits and Challenges of CMOS Technology . . . . .	10
1.4 Organization of Dissertation . . . . .	11
<b>2 Design of Passive Components</b>	<b>13</b>
2.1 Brief Overview of Modern Digital CMOS Process . . . . .	13
2.2 On-chip Transmission Line Design . . . . .	15
2.2.1 Loss Mechanisms . . . . .	16
2.2.2 Microstrip Line . . . . .	16
2.2.3 Coplanar Wave Guide . . . . .	17
2.2.4 Stripline . . . . .	19
2.3 On-chip Inductor Design . . . . .	20
2.3.1 Configuration of Spiral Inductor . . . . .	22

2.3.2	Modeling and Optimization of Spiral Inductor . . . . .	23
2.3.2.1	Modeling . . . . .	23
2.3.2.2	Optimization . . . . .	27
2.3.2.3	Loss Mechanism Analysis . . . . .	28
2.3.3	Experimental Results . . . . .	29
2.3.4	Particular Techniques . . . . .	30
2.3.5	Summary . . . . .	31
2.4	On-chip Varactor Design . . . . .	32
2.4.1	Optimization of $Q$ . . . . .	35
2.4.2	Experimental Results . . . . .	37
2.4.3	Removing LDD . . . . .	38
2.4.4	Modeling . . . . .	39
2.5	Conclusion . . . . .	40
<b>3</b>	<b>High-Speed Building Blocks</b>	<b>42</b>
3.1	Active Device Performance for Low-voltage Operation . . . . .	42
3.2	Wideband Amplifier . . . . .	43
3.2.1	Neutralization of Miller-effect . . . . .	44
3.2.1.1	The Influence of Miller Capacitor . . . . .	44
3.2.1.2	Common-source Amplifier with Miller Compensation	45
3.2.1.3	Common-source Amplifier with Positive Feedback Ca- pacitor . . . . .	47
3.2.1.4	Problem Discussion . . . . .	47
3.2.2	Active Shunt Peaking . . . . .	48
3.2.2.1	Circuit Principle . . . . .	48
3.2.2.2	Experiment . . . . .	52
3.2.3	Capacitive Peaking . . . . .	53
3.2.3.1	Input Characteristic of SCCA . . . . .	53
3.2.3.2	Transfer Characteristic of SCCA . . . . .	55
3.2.3.3	High-frequency Amplitude Peaking . . . . .	57
3.3	Data Latch . . . . .	57
3.3.1	Latch with Pseudo-differential Structure . . . . .	59

---

3.3.2	High-speed Low-power Design . . . . .	60
3.3.3	Experiment . . . . .	61
3.4	Data Decision . . . . .	63
3.4.1	Basic Decision Circuit . . . . .	63
3.4.2	Data Feedback Equalization . . . . .	64
3.4.2.1	Basic Principle . . . . .	64
3.4.2.2	Decision Feedback Loop . . . . .	65
3.4.2.3	Experiment . . . . .	67
3.4.2.4	Problem Discussion . . . . .	68
3.5	Pre-Processor . . . . .	68
3.6	Building Blocks of the PLL . . . . .	70
3.6.1	Ring VCO . . . . .	70
3.6.1.1	Quality Factor of Cascaded Resonance Amplifiers . . . . .	71
3.6.1.2	Quality Factor of Cascaded Bandpass Filter . . . . .	75
3.6.1.3	<i>RC</i> Ring Oscillator . . . . .	77
3.6.1.4	<i>LC</i> Ring Oscillator . . . . .	82
3.6.1.5	<i>Q</i> Analysis of the PFB Ring <i>LC</i> Oscillator . . . . .	83
3.6.2	Single Stage <i>LC</i> VCO . . . . .	85
3.6.2.1	Topology of Single Stage <i>LC</i> Oscillator . . . . .	85
3.6.2.2	Power Consumption . . . . .	86
3.6.2.3	Power – Phase Noise Product . . . . .	87
3.6.2.4	Experiment . . . . .	89
3.6.3	Injection-Locked Oscillator . . . . .	92
3.6.4	Phase Detector . . . . .	94
3.6.4.1	Categorization of PDs . . . . .	94
3.6.4.2	Full-rate Linear Self-aligning PD . . . . .	96
3.6.5	Charge Pump and Loop Filter . . . . .	98
3.7	Conclusion . . . . .	101
<b>4</b>	<b>Clock Recovery with Injection Phase-Locked Loop</b> . . . . .	<b>102</b>
4.1	Clock Recovery Process . . . . .	103
4.1.1	Edge Detection . . . . .	104

---

4.1.2	Clock Extraction . . . . .	105
4.2	Characteristics Analysis of IPLL . . . . .	106
4.2.1	Dynamic Analysis of Narrow-band ILO . . . . .	106
4.2.2	Phase Dynamics of ILO . . . . .	110
4.2.3	Noise Analysis of ILO . . . . .	110
4.2.4	Fundamental Equation of IPLL . . . . .	113
4.2.5	Loop Dynamics of IPLL . . . . .	115
4.2.6	Acquisition Range of IPLL . . . . .	115
4.3	Design of IPLL-based CR . . . . .	118
4.3.1	Phase Jitter Requirement of CR . . . . .	118
4.3.2	CR Structure . . . . .	120
4.3.3	Loop Parameter Design . . . . .	120
4.3.4	Transistor Level Simulation . . . . .	127
4.4	Conclusion . . . . .	128
<b>5</b>	<b>Experiment and Measured Results of CDR</b>	<b>129</b>
5.1	Experimental CDR system . . . . .	129
5.2	Layout and Fabrication . . . . .	131
5.3	CDR Experimental Results . . . . .	132
5.3.1	Full-rate 10 Gb/s Operation . . . . .	132
5.3.2	Operations at Lower Bit Rates . . . . .	134
5.4	Conclusion . . . . .	136
<b>6</b>	<b>Conclusions</b>	<b>138</b>
	<b>Bibliography</b>	<b>141</b>

# List of Figures

1.1	Basic WDM optical fiber communication system . . . . .	2
1.2	Single-mode and multimode fibers . . . . .	3
1.3	Fiber carrier wavelength regions and attenuation windows . . . . .	4
1.4	Block diagram of the fiber-optic transceiver . . . . .	8
2.1	Digital CMOS process . . . . .	14
2.2	Loss mechanisms in the passive components . . . . .	16
2.3	Geometry of the microstrip line and the photo of its test structures .	17
2.4	Simulated and measured $Z_0$ and $A_0$ of ms-line as a function of $W$ . .	17
2.5	Geometry of the CPW and the photo of its test structures . . . . .	18
2.6	Simulated and measured $Z_0$ and $A_0$ of CPW as a function of $W$ . . .	18
2.7	Geometry of the strip-line and the photo of its test structure . . . . .	19
2.8	Measurement comparison among three kinds of $50\Omega$ T-lines . . . . .	20
2.9	On-chip solenoid and planar spiral inductor . . . . .	21
2.10	Equivalent model of on-chip spiral inductor . . . . .	24
2.11	Optimization using the inductor model . . . . .	28
2.12	Loss mechanisms analysis and the optimized results for given induc- tances . . . . .	29
2.13	Comparison of model with measured data . . . . .	30
2.14	Inductors with 2-metal-layer and ground shield techniques . . . . .	31
2.15	Two-layer interlace spiral inductor and its chip photo . . . . .	31
2.16	Flow chart of inductor design . . . . .	32
2.17	Junction varactor . . . . .	33
2.18	Inversion-mode MOS varactor . . . . .	33

2.19 Accumulation-mode MOS varactor . . . . .	34
2.20 Varactors with parallel and balanced configurations . . . . .	36
2.21 Varactors with parallel and balanced configurations . . . . .	37
2.22 LDD in the MOS transistor . . . . .	38
2.23 Measured results of MOS inversion mode varactor . . . . .	39
2.24 SPICE model of MOS varactor . . . . .	40
3.1 Cut-off frequencies and the transconductances of $p$ -type and $n$ -type transistors as the functions of the gate-source voltages in 0.18 $\mu\text{m}$ technology . . . . .	43
3.2 Small-signal hybrid- $\pi$ equivalent circuit of CS amplifier . . . . .	44
3.3 Small-signal equivalent circuit of differential amplifier with Miller compensation . . . . .	46
3.4 Magnitude-frequency characteristic of amplifier . . . . .	48
3.5 Shunt peaking in a common source amplifier. . . . .	49
3.6 Proposed CMOS active shunt peaking wideband differential amplifier	50
3.7 The active inductive branch and its equivalent model . . . . .	50
3.8 Simulated gain-frequency and phase-frequency responses of the buffer amplifiers . . . . .	52
3.9 Simulated single-ended output waveforms and eye diagrams of the buffer amplifiers with 10 Gb/s input From top to bottom: (a) The uncompensated amplifier; (b) The max- imally flat compensated amplifier; (c) The maximum bandwidth com- pensated amplifier . . . . .	53
3.10 Source capacitively coupled amplifier and its simplified equivalent model	54
3.11 Characteristics of SCCA . . . . .	56
3.12 Differential amplifier with the capacitive peaking compensation . . .	58
3.13 Schematic of frequency divider and the pseudo-differential latch circuit	59
3.14 Measured time-domain waveforms (with 1.5 GHz and 18 GHz inputs) and single-ended input sensitivity characteristic of the frequency divider	62
3.15 Performance comparison with published frequency dividers . . . . .	63
3.16 Basic principle of DFE . . . . .	65

3.17	Block diagram of DFL . . . . .	66
3.18	Stability of DFL . . . . .	67
3.19	Die photograph of DFL . . . . .	68
3.20	Pulse jump with "0011" input data pattern . . . . .	69
3.21	Basic principle of XOR pre-processor . . . . .	69
3.22	XOR logic of pre-processor . . . . .	70
3.23	Various $Q$ definitions of single $LC$ tank . . . . .	72
3.24	Open-loop $Q$ -factor for $n$ cascaded stages . . . . .	75
3.25	Cascading effect of the bandpass filters . . . . .	75
3.26	Effective cascaded $Q$ -factor for cascaded filters . . . . .	76
3.27	Negative feedback loop of ring VCO . . . . .	77
3.28	Differential gain stages of ring oscillator . . . . .	77
3.29	Positive feedback ring oscillator . . . . .	79
3.30	Phase noise performance of PFB oscillator . . . . .	80
3.31	High-frequency and phase-lead compensation of VCO stage . . . . .	81
3.32	Chip photo of 10 GHz $RC$ ring VCO and its measured tuning characteristics . . . . .	82
3.33	PFB ring $LC$ oscillator (a) and its single-stage equivalent (b) . . . . .	83
3.34	Cross-coupled differential $LC$ VCO . . . . .	85
3.35	Power consumption of the oscillator . . . . .	88
3.36	Comparison of the differential and single-ended inductors . . . . .	90
3.37	Part chip photos of the $LC$ VCOs . . . . .	91
3.38	Tuning characteristics of VCOs and a sample spectrum . . . . .	92
3.39	Injection ring $LC$ oscillator . . . . .	92
3.40	Basic stages of injection ring $LC$ VCO . . . . .	93
3.41	Chip photo of ILO . . . . .	93
3.42	Measured phase noise (a) and injection locking characteristic (b) of ILO . . . . .	93
3.43	Block diagram of the full-rate linear self-aligning PD . . . . .	96
3.44	Logic of the linear self-aligning PD . . . . .	97
3.45	Transfer characteristic of the PD . . . . .	98

3.46	Principle of charge pump with loop filter (a) and its CMOS differential implement (b) . . . . .	99
4.1	Random NRZ data and its PSD . . . . .	103
4.2	NRZ edge detection and the PSD of edge-detected signal for $p = 0.5$ .	105
4.3	Model of an injection narrow-band positive feedback oscillator . . . . .	106
4.4	Phasor representation of signals in the oscillation loop . . . . .	108
4.5	Phase difference between the input and output of ILO as a function of the injected frequency . . . . .	109
4.6	Noise model of the ILO . . . . .	110
4.7	Phasor representation of the noise analysis in the ILO . . . . .	111
4.8	Linear model of IPLL . . . . .	113
4.9	Bode diagram of the closed-loop IPLL . . . . .	115
4.10	Loop illustration for the frequency acquisition of IPLL . . . . .	116
4.11	Open-loop Bode plot of IPLL . . . . .	125
4.12	Designed jitter transfer (closed-loop) characteristic of the IPLL . . . . .	125
4.13	Designed jitter tolerance characteristic of the IPLL . . . . .	127
4.14	Simulated lock acquisition of PLL (a) and IPLL (b) . . . . .	128
5.1	Circuit block diagram of CDR . . . . .	130
5.2	Micro-photograph of CDR chip . . . . .	131
5.3	Recovered data and clock signals and the data eye diagram with 10 Gb/s $2^{31} - 1$ PRBS pattern input . . . . .	132
5.4	External tuning range and the lock-in range of CDR . . . . .	133
5.5	Recovered clock signal (a) in time domain (b) spectrum . . . . .	133
5.6	Clock phase noise and jitter histogram with $2^{31} - 1$ PRBS input . . . . .	134
5.7	Measured low bit rate operations with 5 Gb/s and 2.5 Gb/s $2^{31} - 1$ PRBS inputs . . . . .	135



# List of Tables

1.1	The corresponding bit rates of SONET/SDH levels . . . . .	6
2.1	Performances comparison of two kinds of on-chip inductors . . . . .	21
2.2	Extracted technology dependent model parameters . . . . .	27
2.3	Measured results of the varactors . . . . .	37
3.1	Comparison of the effective open-loop $Q_s$ . . . . .	80
3.2	Parameter space for $LC$ VCO design . . . . .	89
3.3	Results comparison of $LC$ VCOs . . . . .	91
3.4	Comparison of the published PDs . . . . .	95
4.1	Jitter transfer specifications of 10 Gb/s SDH and SONET system . .	119
4.2	Designed loop parameters . . . . .	124
5.1	CDR performances at different bit rates (PRBS $2^{31}-1$ ) . . . . .	135
5.2	Performance summary of CDR . . . . .	136
5.3	Performances comparison with other published 10 Gb/s CDRs . . . .	137