

Contents

List of Tables

List of Figures

Acknowledgments

Preface

1	Introduction	1
1.1	Overview	1
1.2	Challenges and Contributions	3
1.3	Manuscript Organization	7
2	Reconfigurable Hardware	9
2.1	Reconfigurable System-on-Chips (SoCs)	9
2.1.1	Field-Programmable Gate Arrays	9
2.1.2	Pre-Compiled Embedded Hardware Components	16
2.1.3	Soft Processors	20
2.1.4	Domain-Specific Platform FPGAs	27
2.2	Design Flows	29
2.2.1	Low-Level Design Flows	30
2.2.2	High-Level Design Flows	31
2.2.3	System Generator for DSP	34
3	A High-Level Hardware-Software Application Development Framework	49
3.1	Introduction	49
3.2	Related Work	51
3.3	Our Approach	54
3.4	An Implementation Based on MATLAB/Simulink	57
3.4.1	High-Level Design Description	58
3.4.2	Arithmetic-Level Co-Simulation	58
3.4.3	Rapid Hardware Resource Estimation	63
3.5	Illustrative Examples	64
3.5.1	Co-Simulation of the Processor and Hardware Peripherals	65
3.5.2	Co-Simulation of a Complete Multi-Processor Platform	70

3.6	Summary	75
4	Energy Performance Modeling and Energy Efficient Mapping for a Class of Applications	77
4.1	Introduction	77
4.2	Knobs for Energy-Efficient Designs	79
4.3	Related Work	80
4.4	Performance Modeling of RSoC Architectures	81
4.4.1	RSoC Model	82
4.4.2	A Performance Model for Virtex-II Pro	84
4.5	Problem Formulation	85
4.5.1	Application Model	85
4.5.2	Problem Definition	86
4.6	Algorithm for Energy Minimization	87
4.6.1	Trellis Creation	87
4.6.2	A Dynamic Programming Algorithm	87
4.7	Illustrative Examples	89
4.7.1	Delay-and-Sum Beamforming	89
4.7.2	MVDR Beamforming	94
4.8	Summary	98
5	High-Level Rapid Energy Estimation and Design Space Exploration	99
5.1	Introduction	99
5.2	Related Work	102
5.2.1	Energy Estimation Techniques	102
5.2.2	High-Level Design Space Exploration	103
5.3	Domain-Specific Modeling	104
5.3.1	Domain-Specific Models for Matrix Multiplication	106
5.3.2	High-Level Energy, Area, and Latency Functions	111
5.3.3	Tradeoffs among Energy, Area, and Latency	112
5.4	A Two-Step Rapid Energy Estimation Technique	117
5.4.1	Step 1: Cycle-Accurate Arithmetic Level Co-Simulation	119
5.4.2	Step 2: Energy Estimation	122
5.5	Energy Estimation for Customized Hardware Components	126
5.5.1	Software Architecture	126
5.5.2	Overall Design Flow	129
5.5.3	Kernel Level Development	130
5.5.4	Application Level Development	134
5.6	Instruction-Level Energy Estimation for Software Programs	136
5.6.1	Arithmetic-Level Instruction Based Energy Estimation	136
5.6.2	An Implementation	138
5.6.3	Illustrative Examples	141
5.7	Illustrative Examples	146
5.8	Summary	151

6	Hardware-Software Co-Design for Energy Efficient Implementations of Operating Systems	153
6.1	Introduction	153
6.2	Real-Time Operating Systems	156
6.2.1	Background	156
6.2.2	Off-the-Shelf Operating Systems	157
6.3	On-Chip Energy Management Mechanisms	159
6.4	Related Work	160
6.5	Our Approach	161
6.6	An Implementation Based on MicroC/OS-II	163
6.6.1	Customization of MicroBlaze Soft Processor	163
6.6.2	Clock Management Unit	165
6.6.3	Auxiliary Task and Interrupt Management Unit	165
6.6.4	Selective Wake-up and Activation State Management Unit	168
6.6.5	Analysis of Management Overhead	169
6.6.6	Illustrative Application Development	171
6.7	An Implementation Based on TinyOS	176
6.7.1	Hardware Architecture	177
6.7.2	Illustrative Application Development	179
6.7.3	Analysis of Management Overhead	182
6.8	Summary	183
7	Concluding Remarks and Future Directions	185
7.1	Concluding Remarks	185
7.2	Future Work	185
	References	187
	Index	197