

# Contents

<b>Chapter 1</b>	<b>Basic Specifications of Op Amps</b>	<b>1</b>
	1.1 Op Amp Parameters	1
	1.2 Conclusion	13
<b>Chapter 2</b>	<b>CMOS Technology and Physics</b>	<b>15</b>
	2.1 Basic Processes in MOS Transistor Fabrication	15
	2.2 Principles of MOS Transistor Functioning	17
	2.2.1 MOS Transistor Operating in Saturation Region	17
	2.2.2 MOS Transistor Operating in Subthreshold Regime	21
	2.3 Small-Signal Model of MOS Device	21
	2.3.1 Gate to Substrate Capacitance	24
	2.3.2 Gate to Source/Drain Capacitance	26
	2.3.3 Source/Drain to Bulk Capacitance	27
	2.4 Conclusion	31
<b>Chapter 3</b>	<b>CMOS Differential Amplifiers</b>	<b>33</b>
	3.1 Source-Coupled Differential Pair Characteristic	33
	3.2 CMOS Differential Amplifier with Active Load	36
	3.2.1 Large-Signal Characteristic of CMOS Differential Amplifier	36
	3.2.2 Offset Voltage of CMOS Differential Amplifier	38
	3.3 Common-Mode Behavior of CMOS Differential Amplifier	42
	3.4 CMOS Differential Amplifier Frequency Response	43
	3.5 Noise Calculations in CMOS Differential Amplifier	47
	3.6 Conclusion	53
<b>Chapter 4</b>	<b>CMOS Single-Ended Output Op Amps</b>	<b>55</b>
	4.1 CMOS Two-Stage Op Amp	55
	4.1.1 Offset Voltage	56
	4.1.2 Two-Stage Op Amp Frequency Response	59
	4.1.3 CMOS Two-Stage Op Amp Design Procedure <i>Design Example</i>	65 69
	4.1.4 PSRR of CMOS Two-Stage Op Amp	72
	4.2 Telescopic Cascode Op Amp	83
	4.3 Folded-Cascode Op Amp <i>Design Example</i>	86 87
	4.4 Current Mirror Op Amp <i>Design Example</i>	90 94
	4.5 Rail-to-Rail Input Op Amp	96
	4.6 Conclusion	105

<b>Chapter 5</b>	<b>CMOS Fully Differential Op Amps</b>	<b>107</b>
5.1	Advantages of Fully Differential Op Amps	107
5.2	Common-Mode Feedback Concept	109
5.3	Common-Mode Feedback Circuits	111
5.3.1	Common-Mode Feedback Circuit with Resistive Sensing	112
5.3.2	Differential Difference Common-Mode Feedback Circuit	114
5.3.3	Common-Mode Feedback Circuit Using MOS Devices Operating in the Triode Region	118
5.3.4	Switched-Capacitor Common-Mode Feedback Circuit	119
5.4	Fully Differential CMOS Op Amp Architectures	123
5.4.1	Fully Differential Two-Stage Op Amp	123
5.4.2	Fully Differential Current Mirror Op Amp	127
5.4.3	Fully Differential Folded-Cascode Op Amp	129
	<i>Design Example</i>	130
5.5	Conclusion	134
<b>Chapter 6</b>	<b>CMOS Output Stages</b>	<b>135</b>
6.1	Class A and Class B Output Stages	135
6.1.1	Source-Follower as an Output Stage	135
6.1.2	Class B Power Amplifier	139
6.2	Drain-Coupled Complementary Transistors as Output Stage	142
6.3	Low-Voltage Class AB Buffer	149
6.4	Class AB Output Stage Using a Translinear Loop	153
6.5	Case Study	159
	<i>Design Example</i>	163
6.6	Conclusion	166
<b>Chapter 7</b>	<b>CMOS Reference Generators</b>	<b>167</b>
7.1	CMOS Voltage Reference Generators	167
7.1.1	Bandgap Voltage Reference Generator	168
	<i>Design Example</i>	170
7.1.2	Low-Voltage Bandgap Reference Generator	173
	<i>Design Example</i>	174
7.1.3	CMOS Voltage Reference Generator without Resistors	176
7.2	CMOS Current Reference Generators	180
7.2.1	G <sub>m</sub> -Constant Circuit	182
7.2.2	Fully Integrated Precision CMOS Current Reference	186
7.2.3	CMOS Current Reference without Resistors	188
	<i>Design Example</i>	191
7.3	Conclusion	193
	Index	195