

Contents

1	The Contribution of Dry Etching Technology to Progress in Semiconductor Integrated Circuits	1
1.1	Dry Etching Overview	3
1.2	Parameters for Evaluating Dry Etching Performance.....	5
1.3	Role of Dry Etching Technology in Miniaturization and Device Density Increase in LSI	6
	References.....	9
2	Mechanism of Dry Etching	11
2.1	Basics of Plasma	11
2.1.1	What Is a Plasma?	11
2.1.2	Plasma Parameters.....	13
2.1.3	Collision Processes in a Plasma	14
2.2	Ion Sheath and Ion Motion in the Sheath	16
2.2.1	Ion Sheath and V_{dc}	16
2.2.2	Ion Scattering in the Sheath.....	18
2.3	How to Design Dry Etching Processes	21
2.3.1	Reaction Processes in Dry Etching	21
2.3.2	Mechanism of Anisotropic Etching	22
2.3.3	Sidewall Protection Process	26
2.3.4	Etch Rate	27
2.3.5	Selectivity	28
2.3.6	Summary	30
	References.....	30
3	Dry Etching of Various Materials	31
3.1	Gate Etching	32
3.1.1	Poly-Si Gate Etching	32
3.1.2	Across-Wafer Critical Dimension Uniformity Control.....	33
3.1.3	WSi_2 /Poly-Si Gate Etching.....	35
3.1.4	W/WN/Poly-Si Gate Etching.....	38
3.1.5	Silicon Substrate Etching	38

3.2	Silicon Dioxide Etching.....	39
3.2.1	Mechanism of Silicon Dioxide Etching	39
3.2.2	Key Parameters in Silicon Dioxide Etching	41
3.2.3	Hole Etching.....	44
3.2.4	Self-aligned Contact Etching.....	47
3.2.5	Spacer Etching.....	48
3.3	Metal Line Etching	50
3.3.1	Aluminum Metal Line Etching	50
3.3.2	Anticorrosion Process in Aluminum Etching.....	53
3.3.3	Etching of Other Metal Materials.....	53
3.4	Summary.....	54
	References.....	55
4	Dry Etching Equipment	57
4.1	History of Dry Etching Equipment.....	57
4.2	Barrel-Type Plasma Etcher	59
4.3	Capacitively Coupled Plasma Etcher.....	60
4.4	Magnetron Reactive-Ion Etching.....	61
4.5	Electron-Cyclotron Resonance Plasma Etcher	62
4.6	Inductively Coupled Plasma Etcher.....	64
4.7	Dry Etching Equipment for Manufacturing.....	66
4.8	Electrostatic Chuck.....	67
4.8.1	Types of Electrostatic Chucks and Chucking Mechanisms	67
4.8.2	Principle of Wafer Temperature Control	70
	References.....	71
5	Dry Etching Damage.....	73
5.1	Damage Induced in the Silicon Surface Layer	74
5.2	Charging Damage	77
5.2.1	Evaluation Method of Charging Damage.....	78
5.2.2	Mechanism of Wafer Charging.....	78
5.2.3	Evaluation and Reduction of Charging Damage for Various Types of Etchers.....	81
5.2.4	Pattern-Dependent Gate Oxide Breakdown	87
	References.....	89
6	Latest Dry Etching Technologies.....	91
6.1	Copper Damascene Etching.....	91
6.2	Low- κ Etching	95
6.3	Porous Low- κ Damascene Process.....	99
6.4	Metal Gate/High- κ Etching.....	101
6.5	FinFET Etching	104
6.6	Double Patterning	107
6.7	Etching Technology for Three-Dimensional Integrated Circuits.....	109
	References.....	112

7 Future Challenges and Outlook for Dry Etching Technology	113
7.1 Innovations in Dry Etching History	113
7.2 Future Challenges and Outlook	114
7.3 What Engineers Should Do	115
References.....	116