Contents

Foreword				
List of Abbreviations				
1	Basic Tech	evelopment of Electrical Measuring and Testing	1	
	 1.1 Testing — an interactive process between humans and their environment 1 1.2 The development of electrical measurement and testing 			
	1.2	technolo 1.2.1	The International System of Units (SI system) 5 Principal processes in electrical metrology 6	
	1.3	test equ 1.3.1 1.3.2 1.3.3 1.3.4	Use of computers in testing 11 Standardized process interfaces 13 Software for automated testing 14	
2	Technological and Economic Importance of Testability in Testing Processes		17	
	2.1	2.1.1	bility of circuits for testing 17 Passive methods 17 Active methods 19	



v

- 2.2 Adaptation of test objects for automatic testing 19
 - 2.2.1 In-circuit test and functional testing 20
 - 2.2.2 The problem of testability in error correcting circuits 21
 - 2.2.3 Visual testing methods 22
- 2.3 Economic aspects of testing 23
 - 2.3.1 How much does testing cost? 23
 - 2.3.2 Importance of testing for the lifetime costs of electronic products 25
 - 2.3.3 Cost minimization and preservation of resources 27

3 Failure Types, Causes and Frequencies

- 3.1 Reliability considerations 29
 - 3.1.1 Rate of failure and MTBF 29
 - 3.1.2 The effect of MTBF and failure rates 31
 - 3.1.3 Availability 31
- 3.2 Failure types and causes in digital circuits and their functionality (functional failures) 32
 - 3.2.1 Static failures (Stuck-at failures) 32
 - 3.2.2 Dynamic faults 33
 - 3.2.3 Intermittent faults 34

3.3 Fault types and fault causes in digital circuits during manufacture 35

- 3.3.1 Processing faults 36
- 3.3.2 Population faults 36
- 3.4 Failure frequencies 37

4 Partitioning Electronic Products

- 4.1 Partitioning at equipment level 38
 - 4.1.1 Functional partitioning at equipment level 39
 - 4.1.2 Physical partitioning 41
- 4.2 Partitioning at assembly level 42
 - 4.2.1 Functional partitioning at assembly level 42
 - 4.2.2 Physical partitioning 43
 - 4.2.3 Partitioning at logic families (technologies) 43
 - 4.2.4 Partitioning by separation of supply voltages 44
- 4.3 Functional modularity and its influence upon exchangeability 45

5 Test Points

5.1 Passive test points (measurements) 52

38

- 5.2 Active test points (stimulation) 52
- 5.3 Active and passive test points 53
- 5.4 Characteristics of test points 53
- 5.5 Choice of test points 54
- 5.6 Multiplex method 56
- 5.7 Safety considerations at test points 59
 - 5.7.1 Device safety 60
 - 5.7.2 Operator safety 60
- 5.8 Mechanical construction of test connectors 60
 - 5.8.1 Device connectors 60
 - 5.8.2 Module connectors 61

5.9 Practical examples of the introduction of active and passive test points in digital electronics 62

- 5.9.1 Practical applications of passive test points 63
- 5.9.2 Practical realization of active test points 66

6 Structured Design

- 6.1 Scan-path method for synchronous circuits 82
- 6.2 Shift-register method for asynchronous circuits 85
- 6.3 Level-sensitive scan design (LSSD) 87
- 6.4 Random access scan logic 90
- 6.5 Scan set logic 91
- 6.6 Advantages and disadvantages of scan methods 91
 - 6.6.1 Disadvantages of scan design 92
 - 6.6.2 Advantages of scan design 92

7 Built-in Test

- 7.1 Signature analysis 94
 - 7.1.1 General description of signature analysis 94
 - 7.1.2 Operating principle 94
 - 7.1.3 Timing diagrams 95
 - 7.1.4 Representations 96
 - 7.1.5 Parallel signature analysis 97
 - 7.1.6 Signal considerations 98
 - 7.1.7 Advantages and disadvantages of signature analysis 99

82

- 7.2 BILBO 100
- 7.3 The TURINO method 102

7.4 The standard testability bus 104

- Introduction 104 7.4.1
- 7.4.2 Fundamentals 104
- 7.4.3 Requirements for a standardized testability bus 105
- 7.4.4 Functional and physical description 105
- 7.4.5 Application examples for a normed testability bus 107
- 7.4.6 Summary 112

8 Testing Problems in LSI and VLSI Circuits

- 8.1 General considerations 113
- 8.2 Historical and technical background 113
- 8.3 Highly integrated circuits – advantages and disadvantages for testability 116
 - Problems of testing building blocks populated with 8.3.1 LSIC and VLSIC 118
 - Advantages of testing building blocks populated with 8.3.2 LSIC and VLSIC 118

8.4 Test points in building blocks populated with LSI and VLSI 120

- 841 Introduction of active test points in the control of LSI and VLSI circuits 120
- 8.4.2 Introduction of passive test points for the observation of LSI and VLSI circuits 130
- 8.5 Software initialization 134

9 Guidelines for the Development of Analog Circuits

- Guidelines for the development of low frequency circuits 9.1 135
- 9.2 Guidelines for the development of high frequency circuits 136

10 'Design for Testability' for Hybrid Building Blocks

- 10.1 General considerations 137
- 10.2 Advantages of hybrid technology 137
- 10.3 Applications for hybrid building blocks 138
- 10.4 BIT techniques for hybrid building blocks 138

135

140

10.5	Improvement of testability in hybrid building blocks				
	10.5.1	Design for testability of digital elements in hyb	orid		
		circuits 139			

10.5.2 Design for testability of analog elements in hybrid circuits 139

11 Generation of Programs for Digital Test Objects

- 11.1 General considerations 140
- 11.2 Simulation techniques 140
- 11.3 Application of simulation 142
 - 11.3.1 Simulation of behaviour of fault-free logic (logic simulation) 142
 - 11.3.2 Simulation of behaviour of logic with faults (fault simulation) 143

11.4 Automatic generation of test programs 146

- 11.4.1 General considerations 146
- 11.4.2 Testability analysis of digital circuits 148
- 11.4.3 Test screening 148
- 11.5 Further advantages of testability analysis 150
 - 11.5.1 Automatic generation of test patterns 150
 - 11.5.2 Computer-aided generation of digital pattern generation 153
 - 11.5.3 Application of special testing techniques 154

12 CAE, CAM, CAD, CAT and CAR Combined

- 12.1 Computer-aided design and manufacturing processes 155
 - 12.1.1 Clarification of terminology 155
 - 12.1.2 Structure of a CAE workstation 157
 - 12.1.3 Methods and CAE materials for the design of electronic components, modules and systems 160
 - 12.1.4 Interfaces for open systems 164
- 12.2 Networks 166
 - 12.2.1 Standards, communication interfaces and protocols 166
 - 12.2.2 Local area networks 174
 - 12.2.3 Digital exchanges 177
 - 12.2.4 Comparison of LANs and digital exchanges 178
- 12.3 CAR structures 180
 - 12.3.1 Considerations of the CAR process 180
 - 12.3.2 Design and testing connection 182

3 Design for Testability — the Necessary Link Between Design and Testing				
13.1 General considerations 190				
13.2 The current situation in testing technology 192				
13.3 Manufacture and testing — increasingly inseparable 192				
 13.4 Integration of CAT and CAD 195 13.4.1 Utilization of modular concepts with standardized computers at the workstation 196 13.4.2 Utilization of CAD and CAT systems networking 196 				
13.5 The future 197				
Appendix 1 199				
Steps for improving the testability of electronic circuits (checklist) 199				
Appendix 2 2				
The most important circuits and their test points 211				
Appendix 3 2	217			
Characteristic advantages and disadvantages of various technologies 217 Logic symbols and their algebraic representation 217				
Bibliography 2	219			
Index 2	225			