

Silicon Epitaxy

SEMICONDUCTORS
AND SEMIMETALS

Volume 72

Contents

PREFACE	xv
LIST OF CONTRIBUTORS	xix
Chapter 1 CVD Technologies for Silicon: A Quick Survey	1
<i>A. M. Rinaldi and D. Crippa</i>	
ABBREVIATIONS USED	2
I. INTRODUCTION	3
1. <i>Chapter Layout</i>	3
2. <i>An Historical Perspective</i>	4
3. <i>Classification Paths for CVD Technologies</i>	5
II. BULK POLYCRYSTALLINE SILICON PROCESSES	7
1. <i>Silicon Polycrystal Reactors</i>	7
2. <i>Process and Technology Comparison</i>	9
III. FILM DEPOSITION: REACTORS	10
1. <i>Principles of Reactor Design</i>	10
2. <i>Atmospheric-Pressure Reactors</i>	17
3. <i>Low-Pressure Reactors</i>	24
4. <i>Rapid Thermal Process Reactors</i>	27
5. <i>Plasma Reactors</i>	28
IV. FILM DEPOSITION: PRODUCTS AND CHEMISTRIES	37
1. <i>Properties of Films and Materials</i>	37
2. <i>Common Reaction Chemistries</i>	38
3. <i>Plasma Peculiarities</i>	41
V. AEROSOL CVD	41
1. <i>Basics on Optical Fibers</i>	41
2. <i>Aerosols and Principles of Reactors</i>	43
3. <i>Inside Deposition Reactors</i>	43
4. <i>Outside Deposition Reactors</i>	47
5. <i>Basics of Chemistry for Optical Fibers</i>	49
VI. CONCLUSIONS	49
REFERENCES	50

Chapter 2 Epitaxial Growth Theory: Vapor-Phase and Surface Chemistry	51
<i>C. Cavallotti and M. Masi</i>	
I. INTRODUCTION	51
II. DEVELOPMENT OF A DETAILED KINETIC SCHEME	52
III. GAS-PHASE KINETICS FOR SILANES AND CHLOROSILANES	56
1. <i>Silane's Gas-Phase Reactivity</i>	56
2. <i>Chlorosilane's Gas-Phase Reactivity</i>	61
IV. SURFACE KINETICS FOR SILANES AND CHLOROSILANES	71
1. <i>Silane's Surface Reactivity</i>	71
2. <i>Chlorosilane's Surface Reactivity</i>	74
V. GAS-PHASE PRECURSORS TO DEPOSITION AND OVERALL KINETIC SCHEME	80
VI. OVERALL KINETIC SCHEME AND CONCLUDING REMARKS	84
REFERENCES	86
Chapter 3 Epitaxial Growth Facilities, Equipment, and Supplies	89
<i>V. Pozzetti</i>	
ABBREVIATIONS USED	90
I. INTRODUCTION	90
II. THE EPITAXIAL REACTOR	91
1. <i>Radiant Heating</i>	94
2. <i>Induction Heating</i>	95
3. <i>Single-Wafer Reactors</i>	96
4. <i>Susceptors</i>	96
5. <i>Quartzware</i>	98
6. <i>Process Pressure: Atmospheric and Reduced Pressure</i>	98
III. FACILITIES	100
1. <i>General Facilities Requirements</i>	102
2. <i>Power Supply</i>	102
3. <i>Cooling Water</i>	103
4. <i>The Clean Room</i>	103
IV. PROCESS GAS AND DELIVERY	104
1. <i>Process Plumbing</i>	104
2. <i>Process Gases</i>	104
3. <i>Gas Purity</i>	105
4. <i>Gas Filtration</i>	107
5. <i>Delivery Systems</i>	108
V. EXHAUST TREATMENT	108
1. <i>Wet Scrubbers</i>	110
2. <i>Burn Systems</i>	110
3. <i>Thermal Decomposition</i>	110
VI. EQUIPMENT FOR POWER EPITAXY	111
1. <i>High-Thickness Deposition Capability</i>	111
2. <i>Susceptor Design and the Slip Problem</i>	113
3. <i>Run-to-Run Repeatability</i>	113
4. <i>Robust Equipment Requirements</i>	119
5. <i>High-Resistivity Control</i>	119
6. <i>Temperature—Uniformity and Profiling</i>	121
7. <i>Reaction Chamber Design</i>	121

8. Gas Panel	122
9. Gas Injection and Flow Patterns	123
VII. ADVANCED APPLICATIONS	123
VIII. CONCLUSION	124
REFERENCES	125

Chapter 4 Epitaxial Growth Techniques: Low-Temperature Epitaxy 127

J. Murota

ABBREVIATIONS USED	127
I. INTRODUCTION	128
II. CVD MACHINES	128
III. SURFACE TREATMENT	133
IV. EPITAXIAL GROWTH MECHANISMS	135
1. Adsorption and Reaction in Undoped $Si_{1-x}Ge_x$ Epitaxial Growth on a (100) Surface	135
2. In Situ Doping of B and P in $Si_{1-x}Ge_x$ Epitaxial Growth	138
V. HIGH-QUALITY $Si/Si_{1-x}Ge_x/Si$ HETEROSTRUCTURE GROWTH AT HIGH Ge FRACTIONS	143
VI. CONCLUSIONS	147
REFERENCES	148

Chapter 5 Epitaxial Growth Techniques: Molecular Beam Epitaxy 151

Y. Shiraki

ABBREVIATIONS USED	151
I. INTRODUCTION	152
II. MBE MACHINES	153
1. Solid-Source MBE Machines	153
2. Gas-Source MBE Machines	154
III. SURFACE TREATMENT	155
IV. GROWTH MECHANISMS	157
1. Solid-Source MBE	157
2. Gas-Source MBE	158
V. DOPING	162
1. Solid-Source MBE	162
2. Gas-Source MBE	163
VI. GROWTH OF $SiGe(C)$ ALLOYS	166
1. Solid-Source MBE	166
2. Formation and Control of $SiGe$ Alloys by Gas-Source MBE	166
VII. FORMATION OF Si/Ge HETEROSTRUCTURES	169
1. Band Structures of Si/Ge Heterostructures	169
2. The Critical Thickness	170
3. Surface Segregation	172
4. Surfactant-Mediated Growth	173
VIII. GROWTH OF $SiGe$ BUFFER LAYERS	174
IX. SELECTIVE GROWTH	175
X. FORMATION OF SUPERLATTICES, QUANTUM WIRES, AND QUANTUM DOTS	177
XI. CONCLUSION	181
REFERENCES	182

Chapter 6 Epitaxial Growth Modeling	185
<i>M. Masi and S. Kommu</i>	
NOMENCLATURE	185
I. INTRODUCTION	187
1. <i>Physical and Chemical Aspects of Silicon Epitaxy</i>	189
2. <i>The Multiscale Modeling Concept</i>	190
3. <i>Conditions for Epitaxial Growth: The Terrace Step Kink Mechanism</i>	192
II. DETAILED MODELING OF EPITAXIAL REACTORS	193
1. <i>Conservation Equations</i>	193
2. <i>Computational Issues</i>	196
3. <i>Estimation of Involved Parameters</i>	197
4. <i>Examples of Simulations</i>	198
III. REDUCED-ORDER MODELS FOR EPITAXIAL SILICON DEPOSITION	209
1. <i>Model Equations</i>	209
2. <i>Boundary Layer Relationships for Mass and Heat Transport Parameters</i>	210
3. <i>Examples of Simulations</i>	214
IV. ATOMISTIC ASPECTS: CONTROL OF CRYSTAL MORPHOLOGY	215
1. <i>Modeling of Epitaxial Silicon Growth on the Terrace Scale</i>	215
2. <i>Linking the Atomic Scale with the Reactor Scale</i>	217
3. <i>Stability of Epitaxial Growth</i>	218
V. SUMMARY	220
REFERENCES	220
Chapter 7 Epitaxial Layer Characterization and Metrology	225
<i>V.-M. Airaksinen</i>	
ABBREVIATIONS USED	226
I. INTRODUCTION	226
II. ON SAMPLING AND ACCURACY	229
1. <i>Sampling and Cost</i>	229
2. <i>Precision and Accuracy</i>	229
3. <i>Measurement Pattern, Mapping, and Variation</i>	230
III. DOPING CONTROL	235
1. <i>General</i>	235
2. <i>The Four-Point Probe</i>	239
3. <i>Mercury Probe CV</i>	241
4. <i>Spreading Resistance Profilometry</i>	243
5. <i>Noncontact Resistivity Measurements: Air-Gap CV, Air-Gap SPV CV, and Air-Gap SPV</i>	245
6. <i>Secondary-Ion Mass Spectrometry</i>	247
IV. THICKNESS MEASUREMENTS	248
1. <i>Standard FTIR</i>	248
2. <i>Model-Based FTIR</i>	251
3. <i>Thickness Measurements on n/N and p/P Structures</i>	252
4. <i>Resistivity and Thickness Measurements on Multilayer Structures</i>	253
V. CONTAMINATION AND SURFACE QUALITY	255
1. <i>General</i>	255
2. <i>Surface Inspection: Particles, Defects, and Microroughness</i>	256
3. <i>Metal and Molecular Contamination</i>	261
VI. FUTURE DEVELOPMENTS AND CONCLUSIONS	270

1. <i>Measurements on and Characterization Requirements for 300-mm Wafers</i>	270
2. <i>Should We Monitor the Wafers or the Process?</i>	271
REFERENCES	272
Chapter 8 Epitaxy for Discrete and Power Devices	277
<i>G. Beretta</i>	
NOMENCLATURE	277
I. INTRODUCTION	278
1. <i>Epitaxy at High Voltages</i>	279
2. <i>Epitaxy at High Currents</i>	279
II. GENERAL CONSIDERATIONS	280
1. <i>Breakdown Voltage in Epitaxial Junctions</i>	280
2. <i>Dopant Redistribution in the Epitaxial Process</i>	282
3. <i>Resistivity and Carrier Density</i>	283
III. SPECIFIC EPITAXY PROCESSES FOR POWER AND DISCRETE DEVICES	283
1. <i>Bipolar High-Voltage Transistors</i>	283
2. <i>Bipolar Medium-Voltage Mesa Transistors</i>	285
3. <i>Small-Signal Bipolar Devices</i>	285
4. <i>RF Power Devices</i>	287
5. <i>Medium- and High-Voltage Power-MOS</i>	287
6. <i>Low-Voltage Power-MOS</i>	288
7. <i>Insulated Gate Bipolar Transistors</i>	288
8. <i>Mixed Epitaxy Devices</i>	289
9. <i>Diodes and Thyristors</i>	290
IV. DEFECTS AND PROBLEMS	290
1. <i>Epi-Crown</i>	290
2. <i>Faceting</i>	291
3. <i>Back-Side Defects</i>	291
V. ACCESSORY CONSIDERATIONS	292
Chapter 9 Epitaxy on Patterned Wafers	295
<i>S. Acerboni</i>	
I. INTRODUCTION	295
1. <i>What Is a Pattern on an Epitaxial Wafer?</i>	296
II. DEVICE REQUIREMENTS AND PROCESS COMPLEXITY	300
1. <i>Bipolar, Bipolar/C-MOS, and Mixed Technologies</i>	300
2. <i>General Comparison Between Bare and Patterned Epitaxial Wafers</i>	303
3. <i>Operations and Epitaxial Equipment</i>	306
III. SURFACE PREPARATION: PRE-EPITAXIAL CLEANING	306
IV. GEOMETRICAL PATTERN INTEGRITY	308
1. <i>Pattern Shift</i>	309
2. <i>Pattern Distortion and Washout</i>	312
3. <i>Evaluation of Geometrical Pattern Integrity</i>	313
V. DOPING PATTERN INTEGRITY	316
1. <i>The Autodoping Problem</i>	316
2. <i>Doping Profile in The Presence of Autodoping</i>	318
3. <i>Autodoping Characterization</i>	321
4. <i>Buried Layer Parameters Affecting Autodoping</i>	322
5. <i>Recipe Parameters Affecting Autodoping</i>	324

VI. CRYSTAL DEFECTIVITY	327
1. <i>Thermal Treatments Before Epitaxial Growth</i>	329
2. <i>Lattice Damage and Recovery After Implantation</i>	332
3. <i>Dislocations, Slip-Lines, Epitaxial Stacking Faults, and Others</i>	335
VII. CONCLUSION: THE BEST EPITAXIAL RECIPE?	343
BIBLIOGRAPHY	343
Chapter 10 Si-Based Alloys: SiGe and SiGe:C	345
<i>D. J. Meyer</i>	
I. INTRODUCTION	345
II. APPLICATIONS OF Si ALLOYS	349
1. <i>Bipolar Applications of Si_{1-x}Ge_x</i>	349
2. <i>CMOS Applications of Si_{1-x}Ge_x</i>	353
3. <i>Optoelectronics: Superlattices for Photodetectors and Emissive Devices</i>	358
4. <i>Alternative Substrate Material: Pseudo-Substrates for GaAs Solar Cells</i>	358
5. <i>Other Si Alloys</i>	360
6. <i>The Role of Carbon in Si_{1-x}Ge_x:C Alloys</i>	362
III. LOW-TEMPERATURE SURFACE PREPARATION	362
1. <i>Native Oxide Removal by H₂ Bake</i>	363
2. <i>Native Oxide Removal by a Liquid-Phase HF Process</i>	364
3. <i>Native Oxide Removal by Vapor-Phase HF Processes</i>	365
4. <i>Other Potential Vapor-Phase Native Oxide Removal Processes</i>	368
IV. PROCESS CHEMISTRY FOR Si ALLOY DEPOSITION	370
1. <i>Influences of Temperature, Pressure, and Gas Composition</i>	371
2. <i>Nonselective Mixed Poly/Epi Deposition</i>	376
3. <i>Selective Deposition of Si_{1-x}Ge_x</i>	378
4. <i>Inclusion Of C in Si_{1-x}Ge_x</i>	378
5. <i>Oxygen Control in Si_{1-x}Ge_x Alloys</i>	382
V. METROLOGY OF Si _{1-x} Ge _x LAYERS	386
1. <i>SIMS</i>	386
2. <i>Auger</i>	387
3. <i>Ellipsometry</i>	388
4. <i>X-ray Diffraction</i>	388
5. <i>The Four-Point Probe</i>	388
VI. PRODUCTION ROBUST Si _{1-x} Ge _x PROCESSING	389
1. <i>Composing a High-Throughput Process</i>	389
VII. SUMMARY	393
REFERENCES	394

Chapter 11 Silicon Epitaxy: New Applications 397

D. Dutartre

I. INTRODUCTION	397
II. EQUIPMENT: STATE OF THE ART	398
1. <i>Molecular Beam Epitaxy</i>	399
2. <i>Chemical Beam Epitaxy</i>	400
3. <i>Plasma-Enhanced Chemical Vapor Deposition</i>	401
4. <i>Ultrahigh-Vacuum Chemical Vapor Deposition</i>	402
5. <i>Rapid Thermal Chemical Vapor Deposition</i>	404

III. EPITAXY PROCESSES	406
1. <i>New Challenges</i>	406
2. <i>Growth Regimes</i>	407
3. <i>Process Details</i>	415
IV. NEW APPLICATIONS	422
1. <i>Low-Cost Epitaxial Wafers</i>	422
2. <i>SOI Wafers</i>	424
3. <i>Bases of RF Bipolar Transistors</i>	426
4. <i>Elevated Sources and Drains in CMOS</i>	435
5. <i>Channel Engineering in CMOS</i>	438
6. <i>New CMOS Architectures</i>	446
7. <i>Other Applications</i>	451
V. CONCLUSION	453
REFERENCES	455
INDEX	459
CONTENTS OF VOLUMES IN THIS SERIES	471