

ADVANCED COMPUTER DESIGN

J. K. ILIFFE

Queen Mary College
University of London

Prentice/Hall



International

London
Singapore

Englewood Cliffs, New Jersey
Sydney Tokyo Toronto

New Delhi
Wellington

CONTENTS

Preface vii

1 **BACKGROUND AND NOTATION** **1**

- 1.1 Formal grammars 8
- 1.2 Machine states 10
- 1.3 Register transfers 11
- 1.4 Sequencing rules 13
- 1.5 Assignment and addressing rules 15
- 1.6 Terminology 18
- 1.7 Further reading 19

PART 1 INTERPRETIVE MACHINES **21**

Foreword to Part 1 22

2 **INTERPRETERS** **23**

- 2.1 Interpreting PDP-11 instructions 24
- 2.2 Interpreting ICL 1900 instructions 32
- 2.3 Aims of interpretation 35

3 **MICROPROGRAMMABLE MACHINES** **39**

- 3.1 Design principles 40
- 3.2 Generalized host machines 54
- 3.3 Further reading 62

4 **PREPACKAGED MICROMACHINES** **63**

- 4.1 The ALU slice: AM2901 68
- 4.2 The control device: AM2910 71
- 4.3 Microinstruction formats 72
- 4.4 Microprogramming exercises 79
- 4.5 Further reading 81

5	DIRECT EXECUTION OF LANGUAGES	82
	5.1 Expression evaluation	85
	5.2 Data access paths	90
	5.3 Requirements of the SIL	95
	5.4 Further reading	97
6	CASE STUDIES: FORTRAN, COBOL AND VCS	98
	6.1 Fortran target code	99
	6.2 Cobol target code	105
	6.3 An example of a SIL: the Variable Computer System	114
	6.4 Further reading	121
7	MICROSYSTEM DESIGN	122
	7.1 The effect on language parameters	124
	7.2 Microsystem problems	126
	7.3 Tactical responses	128
	7.4 Future developments	131
	7.5 Questions and further reading on Part 1	134
	PART 2 COMPUTING IN STORE	139
	Foreword to Part 2	140
8	HIGH-SPEED DATA	141
	8.1 The FPS AP-120B array processor	146
	8.2 The CRAY-1 computer	151
	8.3 Case study: Illiac-IV	157
	8.4 Active Memory Arrays	162
	8.5 Theory versus practice	166
	8.6 Further reading	170
9	ACTIVE MEMORY OPERATIONS	172
	9.1 AMA register transfer notation	174
	9.2 Processing element structure	182
	9.3 Arithmetic and logic subroutines	182
	9.4 Routing subroutines	189
	9.5 Counting the cost	194
	9.6 Exercises	197
10	PARALLEL PROCEDURES	200
	10.1 Bit-serial algorithms	203
	10.2 Parallel sorting	207
	10.3 Matrix operations	217
	10.4 Further reading	222

11	IMAGE ENHANCEMENT FUNCTIONS	225
	11.1 Area functions	228
	11.2 Line functions	232
	11.3 Coordinate representation	235
	11.4 Image processor design	236
	11.5 Further reading	241
12	ICL DISTRIBUTED ARRAY PROCESSOR	243
	12.1 Basic DAP operations	245
	12.2 Parallel Fourier transform	249
	12.3 DAP Fortran	254
	12.4 Control overheads	263
	12.5 DAP developments	266
13	ACTIVE MEMORY IN COMPUTER DESIGN	267
	13.1 Store management	270
	13.2 Index management	276
	13.3 External connections	279
	13.4 Further developments	281
	13.5 Questions and further reading on Part 2	283
PART 3 ABSTRACTION 289		
	Foreword to Part 3	290
14	THE IMPORTANCE OF STRUCTURE	291
	14.1 Access lists	295
	14.2 Abstraction mechanisms	300
	14.3 Compile-time abstraction	302
	14.4 Further reading	311
15	CASE STUDIES: CM*, PP250, CAP	314
	15.1 CM*	316
	15.2 Plessey PP250	321
	15.3 CAP	334
	15.4 Further reading	339
16	THE BASIC LANGUAGE MACHINE	340
	16.1 Operating environment	344
	16.2 Process state vectors	347
	16.3 Tag-dependent machine instructions	349
	16.4 The end of the experiment	354
	16.5 Further reading	360

17	IBM SYSTEM/38	363
	17.1 What the user sees	365
	17.2 Authorization	370
	17.3 Process activity	373
	17.4 Micromachine support	374
	17.5 Further reading	378
18	POINTER-NUMBER MACHINES	379
	18.1 Workspaces	381
	18.2 MicroPN: schematic	388
	18.3 Microsystem functions	393
	18.4 Data abstraction example	400
19	ABSTRACTION IN SYSTEM DESIGN	410
	19.1 Physical partitions	413
	19.2 Levels of control	415
	19.3 Summing up	417
	19.4 Questions and further reading on Part 3	420
	APPENDICES	425
1	Programming in P	427
	Outline of a module	428
	Expressions	431
	Assignment	434
	Control statements	436
	Procedure and module interfacing	437
	Kernel functions	441
	Array statements	441
	Syntax of control modules	441
2	Solutions to selected exercises	445
3	References	450
Index		465