
Timing Verification of Application-Specific Integrated Circuits (ASICs)

Farzad Nekoogar

*Lecturer, Department of Applied Science,
University of California at Davis*

Prentice Hall PTR
Upper Saddle River, NJ 07458
<http://www.phptr.com>

Contents

List of Figures	xi
List of Tables	xv
Preface	xvii
Acknowledgments	xix
1 Introduction to Timing Verification	1
1.1 Introduction	1
1.2 Overview of Timing Verification.....	2
1.2.1 Intrinsic vs. Extrinsic Delay	4
1.2.2 Path Delay	7
1.3 Interface Timing Analysis	11
2 Elements of Timing Verification	17
2.1 Introduction	17
2.2 Clock Definitions.....	17
2.2.1 Gated Clocks	19
2.2.2 Clock Skews and Multiple Clock Groups	22
2.2.3 Multifrequency Clocks	25
2.2.4 Multiphase Clocks	26
2.3 More on STA	28
2.3.1 False Paths	28
2.3.2 Multicycle Path Analysis	30
2.3.3 Timing Specifications	31
2.3.4 Timing Checks	35
2.4 Timing Analysis of Phase-Locked Loops	38
2.4.1 PLL Basics	38
2.4.2 PLL Ideal Behavior	39
2.4.3 PLL Errors.....	41

3	Timing in ASICs	45
3.1	Introduction.....	45
3.2	Prelayout Timing	48
3.2.1	RTL vs. Gate-Level Timing.....	49
3.2.2	Timing in RTL Code	50
3.2.3	Delay with a Continuous Assignment Statement.....	53
3.2.4	Delay in a Process Statement	54
3.2.5	Intra-Assignment Delays	56
3.2.6	The Verilog Specify Block.....	58
3.2.7	Timing in-Gate Level Code	64
3.2.8	Synthesis and Timing Constraints	64
3.2.9	Design Rule Constraints	65
3.2.10	Optimization Constraints.....	66
3.2.11	Gate and Wire-Load Models.....	69
3.2.12	The Synthesis Flow	72
3.2.13	Synthesis Tips.....	81
3.2.14	Back Annotation to Gate-Level RTL	82
3.3	Postlayout Timing	83
3.3.1	Manual Line-Propagation Delay Calculations.....	83
3.3.2	Signal-Line Capacitance Calculation	84
3.3.3	Signal Line Resistance Calculation	90
3.3.4	Signal Trace RC Delay Evaluation	92
3.4	ASIC Sign-Off Checklist	93
3.4.1	Library Development.....	94
3.4.2	Functional Specification.....	94
3.4.3	RTL Coding	94
3.4.4	Simulations of RTL.....	95
3.4.5	Logic Synthesis	95
3.4.6	Test Insertion and ATPG	95
3.4.7	Postsynthesis Gate-Level Simulation or Static Timing Analysis	95
3.4.8	Floorplanning.....	96
3.4.9	Place and Route	96
3.4.10	Final Verification of the Extracted Netlist.....	96
3.4.11	Mask Generation and Fabrication.....	97
3.4.12	Testing.....	97
4	Programmable Logic Based Design	99
4.1	Introduction.....	99
4.2	Programmable Logic Structures	101
4.2.1	Logic Block	105
4.2.2	Input/Output Block.....	106
4.2.3	Routing Facilities.....	106
4.3	Design Flow	108

4.4 Timing Parameters	111
4.4.1 Timing Derating Factors.....	112
4.4.2 Grading Programmable Logic Devices by Speed.....	114
4.4.3 Best-Case Delay Values	115
4.5 Timing Analysis	116
4.5.1 Actel ACT FPGA Family.....	117
4.5.2 Actel ACT 3 Architecture	117
4.5.3 Actel ACT 3 Timing Model.....	118
4.5.4 Altera FLEX 8000	122
4.5.5 Altera FLEX 8000 Architecture.....	122
4.5.6 Altera FLEX 8000 Timing Model	123
4.5.7 Xilinx XC3000 /XC4000 FPGA Families	128
4.5.8 Xilinx XC9500 CPLD.....	130
4.5.9 Xilinx XC9500 CPLD Architecture.....	131
4.5.10 Xilinx XC9500 CPLD Timing Model	133
4.6 HDL Synthesis	137
4.7 Software Development Systems.....	139
4.7.1 Timing Constraints	140
4.7.2 Operating Conditions	142
4.7.3 Static Timing Analysis.....	142
4.7.4 Vendor-Specific Timing-Verification Tools	143
4.7.5 Actel Designer	144
4.7.6 Altera MAX+PLUS II.....	146
4.7.7 Xilinx XACT/M1	147
A PrimeTime	151
B Pearl	157
C TimingDesigner	161
D Transistor-Level Timing Verification	163
References.....	169
Index.....	173
About the Author.....	185