


Digital Systems Design with VHDL and Synthesis: *An Integrated Approach*

K.C. Chang



Los Alamitos, California

Washington • Brussels • Tokyo

Contents

Chapter 1	INTRODUCTION	1
1.1	Integrated Design Process and Methodology	1
1.2	Book Overview	2
Chapter 2	VHDL AND DIGITAL CIRCUIT PRIMITIVES	4
2.1	Flip Flop	4
2.2	Latch	15
2.3	Three-State Buffer	18
2.4	Combinational Gates	22
2.5	VHDL Synthesis Rules	26
2.6	Pads	30
2.7	Exercises	30
Chapter 3	VHDL SIMULATION AND SYNTHESIS ENVIRONMENT AND DESIGN PROCESS	32
3.1	Synopsys VHDL Simulation Environment Overview	32
3.2	Mentor QuickVHDL Simulation Environment	36
3.3	Synthesis Environment	39
3.4	Synthesis Technology Library	45
3.5	VHDL Design Process for a Block	47
3.6	Exercises	52

Chapter 4 BASIC COMBINATIONAL CIRCUITS 53

- 4.1 Selector 53
- 4.2 Encoder 68
- 4.3 Code Converter 71
- 4.4 Equality Checker 73
- 4.5 Comparator with Single Output 79
- 4.6 Comparator with Multiple Outputs 82
- 4.7 Exercises 89

Chapter 5 BASIC BINARY ARITHMETIC CIRCUITS 91

- 5.1 Half Adder and Full Adder 91
- 5.2 Carry Ripple Adder 97
- 5.3 Carry Look Ahead Adder 101
- 5.4 Countone Circuit 119
- 5.5 Leading Zero Circuit 123
- 5.6 Barrel Shifter 132
- 5.7 Exercises 137

Chapter 6 BASIC SEQUENTIAL CIRCUITS 143

- 6.1 Signal Manipulator 143
- 6.2 Counter 150
- 6.3 Shift Register 166
- 6.4 Parallel to Serial Converter 177
- 6.5 Serial to Parallel Converter 180
- 6.6 Exercises 186

Chapter 7	REGISTERS	187
7.1	General Framework for Designing Registers	187
7.2	Interrupt Registers	189
7.3	DMA and Control Registers	193
7.4	Configuration Registers	196
7.5	Reading Registers	201
7.6	Register Block Partitioning and Synthesis	202
7.7	Testing Registers	213
7.8	Microprocessor Registers	219
7.9	Exercises	221
Chapter 8	CLOCK AND RESET CIRCUITS	222
8.1	Clock Buffer and Clock Tree	222
8.2	Clock Tree Generation	225
8.3	Reset Circuitry	228
8.4	Clock Skew and Fixes	230
8.5	Synchronization between Clock Domains	238
8.6	Clock Divider	242
8.7	Gated Clock	246
8.8	Exercises	250
Chapter 9	DUAL-PORT RAM, FIFO, AND DRAM MODELING	251
9.1	Dual-Port RAM	251
9.2	Synchronous FIFO	260
9.3	Asynchronous FIFO	266
9.4	Dynamic Random Access Memory (DRAM)	274
9.5	Exercises	286

**Chapter 10 A DESIGN CASE STUDY: FINITE IMPULSE RESPONSE
FILTER ASIC DESIGN****288**

- 10.1 Design Description 288
- 10.2 Design Partition 293
- 10.3 Design Verification 307
- 10.4 Design Synthesis 322
- 10.5 Worst-Case Timing Analysis 325
- 10.6 Best-Case Timing Analysis 329
- 10.7 Netlist Generation 331
- 10.8 Postlayout Verification 334
- 10.9 Design Management 337
- 10.10 Exercises 339

Chapter 11 A DESIGN CASE STUDY: A MICROPROGRAM CONTROLLER DESIGN 341

- 11.1 Microprogram Controller 341
- 11.2 Design Description and Partition 344
- 11.3 Design Verification 362
- 11.4 Design Synthesis 377
- 11.5 Postsynthesis Timing Verification 382
- 11.6 Preparing Release Functional Vectors 383
- 11.7 Postlayout Verification 387
- 11.8 Design Management 387
- 11.9 Exercises 389

Chapter 12 ERROR DETECTION AND CORRECTION**390**

- 12.1 Error Detection and Correction Code 390
- 12.2 Single Error Detecting Codes 390
- 12.3 Single Error Correcting Codes 391
- 12.4 Single Error Correcting and Double Error Detecting Codes 393

- 12.5 Error Detecting and Correcting Code Design Example 394
- 12.6 Design Verification 400
- 12.7 Design Synthesis 403
- 12.8 Netlist Generation and FPGA Place and Route 407
- 12.9 Exercises 407

Chapter 13 FIXED-POINT MULTIPLICATION

408

- 13.1 Multiplication Concept 408
- 13.2 Unsigned Binary Multiplier 409
- 13.3 2's Complement Multiplication 419
- 13.4 Wallace Tree Adders 423
- 13.5 Booth-Wallace Tree Multiplier 425
- 13.6 Booth-Wallace Tree Multiplier Verification 429
- 13.7 Booth-Wallace Tree Multiplier Synthesis 431
- 13.8 Multiplication with Shift and Add 437
- 13.9 Exercises 442
- 13.10 References 444

Chapter 14 FIXED-POINT DIVISION

445

- 14.1 Basic Division Concept 445
- 14.2 32-Bit Divider 451
- 14.3 Design Partition 452
- 14.4 Design Optimization 453
- 14.5 Design Verification 458
- 14.6 Design Synthesis 462
- 14.7 Exercises 465
- 14.8 Reference 466

Chapter 15 FLOATING-POINT ARITHMETIC 467

- 15.1 Floating-Point Number Representation 467
- 15.2 Floating-Point Addition 468
- 15.3 Floating-Point Multiplication 479
- 15.4 Exercises 484

Appendix A PACKAGE PACK 485

Index 496