

# RECONFIGURABLE SYSTEM DESIGN AND VERIFICATION

Pao-Ann Hsiung  
Marco D. Santambrogio  
Chun-Hsian Huang



CRC Press

Taylor & Francis Group

Boca Raton London New York

---

CRC Press is an imprint of the  
Taylor & Francis Group, an **informa** business

---

# Contents

## Preface

<b>1</b>	<b>Introduction to Reconfigurable Computing</b>	<b>1</b>
1.1	Why Reconfigurable Computing? . . . . .	2
1.2	What is Reconfigurable Computing? . . . . .	3
1.3	From Codesign to Reconfiguration . . . . .	4
1.4	Reconfiguration Technology . . . . .	6
1.5	Reconfiguration Tools and Platforms . . . . .	7
1.6	Design and Verification Methodologies . . . . .	8
1.7	Application Examples . . . . .	9
1.7.1	Embedded Systems . . . . .	10
1.7.2	Network Security Applications . . . . .	10
1.7.3	Multimedia Applications . . . . .	11
1.7.4	Scientific Computing . . . . .	11
1.7.5	Reconfigurable SAT Solvers . . . . .	12
<b>2</b>	<b>FPGA Technology and Dynamic Reconfiguration</b>	<b>15</b>
2.1	FPGA Overview . . . . .	16
2.1.1	FPGA Architecture . . . . .	17
2.2	The Configuration Bitstream . . . . .	21
2.2.1	Overall Bitstream Structure . . . . .	22
2.2.2	Packet Headers . . . . .	22
2.2.3	Configuration Registers . . . . .	23
2.2.4	Frame Indexing . . . . .	25
2.3	FPGA Families and Models . . . . .	26
2.3.1	Spartan 3 . . . . .	27
2.3.2	Virtex II Pro . . . . .	27
2.3.3	Virtex 4 . . . . .	28
2.4	Configuration Conventions and File Formats . . . . .	30
2.4.1	Configuration Resources Numbering Scheme . . . . .	30
2.4.2	The RPM Grid . . . . .	31
2.4.3	UCF File Format . . . . .	33
2.5	A Bird's-Eye View of Reconfigurable Systems . . . . .	33
2.6	Reconfiguration Characterization . . . . .	35
2.6.1	Complete vs. Partial Reconfiguration: An Overview of Different Techniques . . . . .	36
2.6.2	Reconfigurable Architectures: The Five Ws . . . . .	38

2.7	Reconfigurable Architecture Examples . . . . .	41
<b>3</b>	<b>Reconfigurable Hardware Design</b>	<b>45</b>
3.1	Model . . . . .	46
3.2	Partitioning for Reconfigurable Architectures . . . . .	48
3.2.1	Temporal Partitioning Approaches . . . . .	49
3.2.2	Spatial and Temporal Partitioning Approaches . . . . .	53
3.2.3	Regularity Extraction . . . . .	54
3.2.4	Tree-Shaped Recurrent Structure Detection . . . . .	55
3.2.5	The DRESDD Partitioning-Based Approach . . . . .	60
3.3	Scheduling Techniques . . . . .	73
3.3.1	Related Work . . . . .	73
3.3.2	ILP Formulation . . . . .	75
3.3.3	Heuristic . . . . .	78
<b>4</b>	<b>Operating System for Reconfigurable Systems</b>	<b>87</b>
4.1	Motivation for OS4RS . . . . .	87
4.2	Requirements for OS4RS . . . . .	88
4.3	Layered Architecture for OS4RS . . . . .	90
4.3.1	Hardware Layer . . . . .	91
4.3.2	Configuration Layer . . . . .	93
4.3.3	Placement Layer . . . . .	93
4.3.4	Scheduling Layer . . . . .	103
4.3.5	Module Layer . . . . .	119
4.3.6	Application Layer . . . . .	122
4.4	OS4RS Examples . . . . .	123
<b>5</b>	<b>Dynamic Reconfigurable Systems Design Flows</b>	<b>127</b>
5.1	System Design Flows . . . . .	127
5.1.1	Basic Flows . . . . .	128
5.1.2	Generic Flows . . . . .	129
5.2	Reconfigurable System Design Flow: Structure and Implemen- tation . . . . .	132
5.3	The Hardware Side of the Design Flow . . . . .	135
5.3.1	System Description Phase . . . . .	135
5.3.2	Design Synthesis and Placement Constraints Assign- ment Phase . . . . .	142
5.3.3	System Generation Phase . . . . .	150
<b>6</b>	<b>Reconfigurable System Verification</b>	<b>155</b>
6.1	System-Level Verification Techniques . . . . .	155
6.1.1	Formal Verification . . . . .	155
6.1.2	Language Approach . . . . .	156
6.2	Hardware-Software Coverification . . . . .	157
6.2.1	Hardware-Software Co-Simulation . . . . .	158

6.2.2	Hardware-Software Prototyping . . . . .	159
6.3	Reconfigurable System Simulation Frameworks . . . . .	159
6.3.1	Overview of Frameworks . . . . .	161
6.4	Perfecto Framework . . . . .	162
6.4.1	Reconfigurable Architecture Model . . . . .	163
6.4.2	Application Model . . . . .	169
6.4.3	Partitioning . . . . .	171
6.4.4	Scheduling . . . . .	173
6.4.5	Placement . . . . .	174
6.4.6	Performance Evaluation Results . . . . .	176
6.4.7	Application Examples . . . . .	177
<b>7</b>	<b>Dynamically Partially Reconfigurable System Design Implementation</b>	<b>185</b>
7.1	Partial Reconfiguration on Xilinx Virtex Family FPGAs . . . . .	186
7.2	Early Access Partial Reconfiguration Design Flow . . . . .	189
7.2.1	Design Partitioning and Synthesis . . . . .	192
7.2.2	Design Budgeting . . . . .	195
7.2.3	Non-PR Design . . . . .	196
7.2.4	Top-Level Implementation . . . . .	197
7.2.5	Static Logic Implementation . . . . .	197
7.2.6	PR Block Implementation . . . . .	198
7.2.7	Merge . . . . .	198
7.3	Creating Partially Reconfigurable Hardware Design . . . . .	199
7.4	Software-Controlled Partially Reconfigurable Design . . . . .	207
7.5	Operating System for Reconfigurable Systems . . . . .	217
	<b>References</b>	<b>225</b>
	<b>Index</b>	<b>245</b>