THIRD EDITION



MICROELECTRONIC CIRCUIT DESIGN

RICHARD C. JAEGER
Auburn University

TRAVIS N. BLALOCK
University of Virginia

Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco St. Louis
Bangkok Bogotá Caracas Kuala Lumpur Lisbon London Madrid Mexico City
Milan Montreal New Delhi Santiago Seoul Singapore Sydney Taipei Toronto

CONTENTS

Preface xix

PART ONE
SOLID STATE ELECTRONIC AND DEVICES

CHAPTER 1
INTRODUCTION TO ELECTRONICS 3

1.1 A Brief History of Electronics: From Vacuum Tubes to Ultra-Large-Scale Integration 5
1.2 Classification of Electronic Signals 8
1.2.1 Digital Signals 9
1.2.2 Analog Signals 9
1.2.3 A/D and D/A Converters—Bridging the Analog and Digital Domains 10
1.3 Notational Conventions 12
1.4 Problem-Solving Approach 13
1.5 Important Concepts from Circuit Theory 15
1.5.1 Voltage and Current Division 15
1.5.2 Thévenin and Norton Circuit Representations 16
1.6 Frequency Spectrum of Electronic Signals 21
1.7 Amplifiers 22
1.7.1 Ideal Operational Amplifiers 23
1.7.2 Amplifier Frequency Response 25
1.8 Element Variations in Circuit Design 26
1.8.1 Mathematical Modeling of Tolerances 26
1.8.2 Worst-Case Analysis 27
1.8.3 Monte Carlo Analysis 29
1.8.4 Temperature Coefficients 32
1.9 Numeric Precision 34
Summary 34
Key Terms 35
References 36
Additional Reading 36
Problems 37

CHAPTER 2
SOLID-STATE ELECTRONICS 41

2.1 Solid-State Electronic Materials 43
2.2 Covalent Bond Model 44
2.3 Drift Currents and Mobility in Semiconductors 47
2.3.1 Drift Currents 47
2.3.2 Mobility 48
2.3.3 Velocity Saturation 48
2.4 Resistivity of Intrinsic Silicon 49
2.5 Impurities in Semiconductors 50
2.5.1 Donor Impurities in Silicon 51
2.5.2 Acceptor Impurities in Silicon 51
2.6 Electron and Hole Concentrations in Doped Semiconductors 51
2.6.1 *n*-Type Material ($N_D > N_A$) 52
2.6.2 *p*-Type Material ($N_A > N_D$) 53
2.7 Mobility and Resistivity in Doped Semiconductors 54
2.8 Diffusion Currents 58
2.9 Total Current 59
2.10 Energy Band Model 60
2.10.1 Electron–Hole Pair Generation in an Intrinsic Semiconductor 60
2.10.2 Energy Band Model for a Doped Semiconductor 61
2.10.3 Compensated Semiconductors 61
2.11 Overview of Integrated Circuit Fabrication 63
Summary 66
Key Terms 67
Reference 68
Additional Reading 68
Important Equations 68
Problems 69

CHAPTER 3
SOLID-STATE DIODES AND DIODE CIRCUITS 73

3.1 The *pn* Junction Diode 74
3.1.1 *pn* Junction Electrostatics 74
3.1.2 Internal Diode Currents 78

3.2 The *i-v* Characteristics of the Diode 79
3.3 The Diode Equation: A Mathematical Model for the Diode 81
3.4 Diode Characteristics Under Reverse, Zero, and Forward Bias 84
3.4.1 Reverse Bias 84
3.4.2 Zero Bias 84
3.4.3 Forward Bias 85
3.5 Diode Temperature Coefficient 88
3.6 Diodes Under Reverse Bias 88
3.6.1 Saturation Current in Real Diodes 89
3.6.2 Reverse Breakdown 90
3.6.3 Diode Model for the Breakdown Region 91
3.7 *pn* Junction Capacitance 91
3.7.1 Reverse Bias 91
3.7.2 Forward Bias 92
3.8 Schottky Barrier Diode 92
3.9 Diode SPICE Model and Layout 93
3.10 Diode Circuit Analysis 95
3.10.1 Load-Line Analysis 95
3.10.2 Analysis Using the Mathematical Model for the Diode 97
3.10.3 The Ideal Diode Model 101
3.10.4 Constant Voltage Drop Model 103
3.10.5 Model Comparison and Discussion 104
3.11 Multiple-Diode Circuits 105
3.12 Analysis of Diodes Operating in the Breakdown Region 108
3.12.1 Load-Line Analysis 108
3.12.2 Analysis with the Piecewise Linear Model 109
3.12.3 Voltage Regulation 109
3.12.4 Analysis Including Zener Resistance 110
3.12.5 Line and Load Regulation 111
3.13 Half-Wave Rectifier Circuits 112
3.13.1 Half-Wave Rectifier with Resistor Load 112
3.13.2 Rectifier Filter Capacitor 114
3.13.3 Half-Wave Rectifier with *RC* Load 114
3.13.4 Ripple Voltage and Conduction Interval 115
3.13.5 Diode Current 118
3.13.6 Surge Current 119
3.13.7 Peak-Inverse-Voltage (PIV) Rating 119
3.13.8 Diode Power Dissipation 120
3.13.9 *Half-Wave Rectifier with Negative Output Voltage* 120
3.14 Full-Wave Rectifier Circuits 121
3.14.1 Full-Wave Rectifier with Negative Output Voltage 122
3.15 Full-Wave Bridge Rectification 122
3.16 Rectifier Comparison and Design Tradeoffs 123
3.17 Dynamic Switching Behavior of the Diode 127
3.18 Photo Diodes, Solar Cells, and Light-Emitting Diodes 128
3.18.1 Photo Diodes and Photodetectors 128
3.18.2 Power Generation from Solar Cells 129
3.18.3 Light-Emitting Diodes (LEDs) 130
Summary 131
Key Terms 132
Reference 133
Additional Reading 133
Problems 133

CHAPTER 4
FIELD-EFFECT TRANSISTORS 143

4.1 Characteristics of the MOS Capacitor 144
4.1.1 Accumulation Region 145
4.1.2 Depletion Region 146
4.1.3 Inversion Region 146
4.2 The NMOS Transistor 146
4.2.1 Qualitative *i-v* Behavior of the NMOS Transistor 147
4.2.2 Triode[1] Region Characteristics of the NMOS Transistor 148
4.2.3 On Resistance 151
4.2.4 Saturation of the *i-v* Characteristics 152
4.2.5 Mathematical Model in the Saturation (Pinch-Off) Region 153
4.2.6 Transconductance 155
4.2.7 Channel-Length Modulation 155
4.2.8 Transfer Characteristics and Depletion-Mode MOSFETS 156
4.2.9 Body Effect or Substrate Sensitivity 157
4.3 PMOS Transistors 159
4.4 MOSFET Circuit Symbols 160
4.5 MOS Transistor Fabrication and Layout Design Rules[2] 163
4.5.1 Minimum Feature Size and Alignment Tolerance 163
4.5.2 MOS Transistor Layout 164
4.6 Capacitances in MOS Transistors 165
4.6.1 NMOS Transistor Capacitances in the Triode Region 166
4.6.2 Capacitances in the Saturation Region 167
4.6.3 Capacitances in Cutoff 167

4.7 MOSFET Modeling in SPICE 167
4.8 Biasing the NMOS Field-Effect Transistor 169
4.8.1 Why Do We Need BIAS? 169
4.9 Biasing the PMOS Field-Effect Transistor 187
4.10 MOS Transistor Scaling 189
4.10.1 Drain Current 189
4.10.2 Gate Capacitance 191
4.10.3 Circuit and Power Densities 191
4.10.4 Power-Delay Product 191
4.10.5 Cutoff Frequency 192
4.10.6 High Field Limitations 192
4.10.7 Subthreshold Conduction 193
Summary 194
Key Terms 195
References 196
Problems 197

CHAPTER 5
BIPOLAR JUNCTION TRANSISTORS 207

5.1 Physical Structure of the Bipolar Transistor 208
5.2 The Transport Model for the *npn* Transistor 209
5.2.1 Forward Characteristics 210
5.2.2 Reverse Characteristics 212
5.2.3 The Complete Transport Model Equations for Arbitrary Bias Conditions 213
5.3 The *pnp* Transistor 215
5.4 Equivalent Circuit Representations for the Transport Models 217
5.5 The *i-v* Characteristics of the Bipolar Transistor 218
5.5.1 Output Characteristics 218
5.5.2 Transfer Characteristics 219
5.6 The Operating Regions of the Bipolar Transistor 220
5.7 Transport Model Simplifications 221
5.7.1 Simplified Model for the Cutoff Region 221
5.7.2 Model Simplifications for the Forward-Active Region 223
5.7.3 Diodes in Bipolar Integrated Circuits 229
5.7.4 Simplified Model for the Reverse-Active Region 230
5.7.5 Modeling Operation in the Saturation Region 232
5.8 Nonideal Behavior of the Bipolar Transistor 235
5.8.1 Junction Breakdown Voltages 236
5.8.2 Minority-Carrier Transport in the Base Region 236
5.8.3 Base Transit Time 237
5.8.4 Diffusion Capacitance 239
5.8.5 Frequency Dependence of the Common-Emitter Current Gain 240
5.8.6 The Early Effect and Early Voltage 240
5.8.7 Modeling the Early Effect 241
5.8.8 Origin of the Early Effect 241
5.9 Transconductance 242
5.10 Bipolar Technology and SPICE Model 243
5.10.1 Qualitative Description 243
5.10.2 SPICE Model Equations 244
5.10.3 High-Performance Bipolar Transistors 245
5.11 Practical Bias Circuits for the BJT 246
5.11.1 Four-Resistor Bias Network 248
5.11.2 Design Objectives for the Four-Resistor Bias Network 249
5.12 Tolerances in Bias Circuits 254
5.12.1 Worst-Case Analysis 255
5.12.2 Monte Carlo Analysis 257
Summary 260
Key Terms 262
References 262
Problems 263

PART TWO
DIGITAL ELECTRONICS

CHAPTER 6
INTRODUCTION TO DIGITAL ELECTRONICS 275

6.1 Ideal Logic Gates 277
6.2 Logic Level Definitions and Noise Margins 277
6.2.1 Logic Voltage Levels 279
6.2.2 Noise Margins 279
6.2.3 Logic Gate Design Goals 280
6.3 Dynamic Response of Logic Gates 281
6.3.1 Rise Time and Fall Times 281
6.3.2 Propagation Delay 282
6.3.3 Power-Delay Product 282
6.4 Review of Boolean Algebra 283
6.5 NMOS Logic Design 285
6.5.1 NMOS Inverter with Resistive Load 286
6.5.2 Design of the W/L Ratio of M_S 287
6.5.3 Load Resistor Design 288
6.5.4 Load-Line Visualization 288
6.5.5 On-Resistance of the Switching Device 290

6.5.6 Noise Margin Analysis 291
6.5.7 Calculation of V_{IL} and V_{OH} 291
6.5.8 Calculation of V_{IH} and V_{OL} 292
6.5.9 Load Resistor Problems 293
6.6 Transistor Alternatives to the Load Resistor 294
6.6.1 *The NMOS Saturated Load* Inverter 295
6.6.2 NMOS Inverter with a Linear Load Device 303
6.6.3 NMOS Inverter with a Depletion-Mode Load 304
6.6.4 Static Design of the Pseudo NMOS Inverter 307
6.7 NMOS Inverter Summary and Comparison 311
6.8 NMOS NAND and NOR Gates 312
6.8.1 NOR Gates 313
6.8.2 NAND Gates 314
6.8.3 NOR and NAND Gate Layouts in NMOS Depletion-Mode Technology 315
6.9 Complex NMOS Logic Design 316
6.9.1 Selecting Between the Two Designs 319
6.10 Power Dissipation 321
6.10.1 Static Power Dissipation 321
6.10.2 Dynamic Power Dissipation 322
6.10.3 Power Scaling in MOS Logic Gates 323
6.11 Dynamic Behavior of MOS Logic Gates 325
6.11.1 Capacitances in Logic Circuits 325
6.11.2 Dynamic Response of the NMOS Inverter with a Resistive Load 326
6.11.3 Pseudo NMOS Inverter 331
6.11.4 A Final Comparison of NMOS Inverter Delays 332
6.12 PMOS Logic 335
6.12.1 PMOS Inverters 335
6.12.2 NOR and NAND Gates 338
Summary 338
Key Terms 340
References 341
Additional Reading 341
Problems 341

CHAPTER 7
COMPLEMENTARY MOS (CMOS) LOGIC DESIGN 352

7.1 CMOS Inverter Technology 353
7.1.1 CMOS Inverter Layout 355
7.2 Static Characteristics of the CMOS Inverter 355
7.2.1 CMOS Voltage Transfer Characteristics 356
7.2.2 Noise Margins for the CMOS Inverter 358
7.3 Dynamic Behavior of the CMOS Inverter 360
7.3.1 Propagation Delay Estimate 360
7.3.2 *Rise and Fall Times* 362
7.3.3 Delay of Cascaded Inverters 364
7.4 Power Dissipation and Power Delay Product in CMOS 365
7.4.1 Static Power Dissipation 365
7.4.2 Dynamic Power Dissipation 365
7.4.3 Power-Delay Product 366
7.5 CMOS NOR and NAND Gates 367
7.5.1 CMOS NOR Gate 367
7.5.2 CMOS NAND Gates 370
7.6 Design of Complex Gates in CMOS 372
7.7 Minimum Size Gate Design and Performance 376
7.8 Dynamic Domino CMOS Logic 379
7.9 Cascade Buffers 380
7.9.1 Cascade Buffer Delay Model 381
7.9.2 Optimum Number of Stages 381
7.10 The CMOS Transmission Gate 384
7.11 CMOS Latchup 384
Summary 387
Key Terms 388
References 389
Problems 389

CHAPTER 8
MOS MEMORY AND STORAGE CIRCUITS 398

8.1 Random Access Memory 399
8.1.1 Random Access Memory (RAM) Architecture 399
8.1.2 A 256-Mb Memory Chip 400
8.2 Static Memory Cells 401
8.2.1 Memory Cell Isolation and Access—The 6-T Cell 402
8.2.2 The Read Operation 403
8.2.3 Writing Data into the 6-T Cell 406
8.3 Dynamic Memory Cells 408
8.3.1 The One-Transistor Cell 410
8.3.2 Data Storage in the 1-T Cell 410
8.3.3 Reading Data from the 1-T Cell 412
8.3.4 The Four-Transistor Cell 413
8.4 Sense Amplifiers 414
8.4.1 A Sense Amplifier for the 6-T Cell 414
8.4.2 A Sense Amplifier for the 1-T Cell 416
8.4.3 The Boosted Wordline Circuit 418
8.4.4 Clocked CMOS Sense Amplifiers 418

8.5 Address Decoders 420
8.5.1 NOR Decoder 420
8.5.2 NAND Decoder 420
8.5.3 Decoders in Domino CMOS Logic 422
8.5.4 Pass-Transistor Column Decoder 422
8.6 Read-Only Memory (ROM) 424
8.7 Flip-Flops 427
8.7.1 RS Flip-Flop 429
8.7.2 The D-Latch Using Transmission Gates 430
8.7.3 A Master-Slave D Flip-Flop 430
Summary 431
Key Terms 432
References 432
Problems 433

CHAPTER 9
BIPOLAR LOGIC CIRCUITS 440

9.1 The Current Switch (Emitter-Coupled Pair) 441
9.1.1 Mathematical Model for Static Behavior of the Current Switch 442
9.1.2 Current Switch Analysis for $v_I > V_{REF}$ 443
9.1.3 Current Switch Analysis for $v_I < V_{REF}$ 444
9.2 The Emitter-Coupled Logic (ECL) Gate 444
9.2.1 ECL Gate with $v_I = V_H$ 445
9.2.2 ECL Gate with $v_I = V_L$ 446
9.2.3 Input Current of the ECL Gate 446
9.2.4 ECL Summary 446
9.3 Noise Margin Analysis for the ECL Gate 447
9.3.1 V_{IL}, V_{OH}, V_{IH}, and V_{OL} 447
9.3.2 Noise Margins 448
9.4 Current Source Implementation 449
9.5 The ECL OR-NOR Gate 451
9.6 The Emitter Follower 453
9.6.1 Emitter Follower with a Load Resistor 454
9.7 "Emitter Dotting" or "Wired-OR" Logic 456
9.7.1 Parallel Connection of Emitter-Follower Outputs 457
9.7.2 The Wired-OR Logic Function 457
9.8 ECL Power-Delay Characteristics 457
9.8.1 Power Dissipation 457
9.8.2 Gate Delay 459
9.8.3 Power-Delay Product 460
9.9 The Saturating Bipolar Inverter 461
9.9.1 Static Inverter Characteristics 464
9.9.2 Saturation Voltage of the Bipolar Transistor 464
9.9.3 Load-Line Visualization 466
9.9.4 Switching Characteristics of the Saturated BJT 467
9.10 A Transistor-Transistor Logic (TTL) Prototype 469
9.10.1 TTL Inverter for $v_I = V_L$ 470
9.10.2 TTL Inverter for $v_I = V_H$ 471
9.10.3 Power in the Prototype TTL Gate 471
9.10.4 V_{IH}, V_{IL}, and Noise Margins for the TTL Prototype 472
9.10.5 Prototype Inverter Summary 474
9.10.6 Fanout Limitations of the TTL Prototype 474
9.11 The Standard 7400 Series TTL Inverter 477
9.11.1 Analysis for $v_I = V_L$ 478
9.11.2 Analysis for $v_I = V_H$ 479
9.11.3 Power Consumption 480
9.11.4 TTL Propagation Delay and Power-Delay Product 480
9.11.5 TTL Voltage Transfer Characteristic and Noise Margins 481
9.11.6 Fanout Limitations of Standard TTL 481
9.12 Logic Functions in TTL 482
9.12.1 Multi-Emitter Input Transistors 482
9.12.2 TTL NAND Gates 482
9.12.3 Input Clamping Diodes 483
9.13 Schottky-Clamped TTL 484
9.14 Comparison of the Power-Delay Products of ECL and TTL 485
9.15 BiCMOS Logic 486
9.15.1 BiCMOS Buffers 487
9.15.2 BiNMOS Inverters 488
9.15.3 BiCMOS Logic Gates 490
Summary 491
Key Terms 492
Reference 493
Additional Reading 493
Problems 493

PART THREE
ANALOG CIRCUIT DESIGN

CHAPTER 10
ANALOG SYSTEMS 505

10.1 An Example of an Analog Electronic System 506
10.2 Amplification 507
10.2.1 Voltage Gain 508
10.2.2 Current Gain 508
10.2.3 Power Gain 509
10.2.4 The Decibel Scale 509

10.3 Amplifier Biasing for Linear Operation 510
10.4 Distortion in Amplifiers 512
10.5 Two-Port Models for Amplifiers 513
10.5.1 The *g*-parameters 515
10.6 *Mismatched Source and Load Resistances* 519
10.7 Amplifier Transfer Functions and Frequency Response 520
10.7.1 Bode Plots 521
10.7.2 The Low-Pass Amplifier 521
10.7.3 The High-Pass Amplifier 526
10.7.4 Band-Pass Amplifiers 528
10.7.5 Narrow-Band or High-*Q* Band-Pass Amplifiers 530
10.7.6 Band-Rejection Amplifiers 531
10.7.7 The All-Pass Function 532
10.7.8 More Complex Transfer Functions 532
Summary 534
Key Terms 535
References 536
Problems 536

CHAPTER 11
IDEAL OPERATIONAL AMPLIFIERS 541

11.1 The Differential Amplifier 542
11.1.1 Differential Amplifier Model 542
11.1.2 The Ideal Differential Amplifier 544
11.2 The Ideal Operational Amplifier 545
11.2.1 Assumptions for Ideal Operational Amplifier Analysis 545
11.3 Analysis of Circuits Containing Ideal Operational Amplifiers 546
11.3.1 The Inverting Amplifier 546
11.3.2 The Noninverting Amplifier 550
11.3.3 The Unity-Gain Buffer, or Voltage Follower 552
11.3.4 The Summing Amplifier 554
11.3.5 The Difference Amplifier 556
11.3.6 The Instrumentation Amplifier 559
11.3.7 An Active Low-Pass Filter 561
11.3.8 The Integrator 564
11.3.9 The Differentiator 567
11.3.10 Cascaded Amplifiers 568
11.3.11 Amplifier Terminology Review 570
11.4 Active Filters 570
11.4.1 Low-Pass Filter 571
11.4.2 Sensitivity 575
11.4.3 A High-Pass Filter with Gain 575
11.4.4 Band-Pass Filter 577
11.4.5 The Tow-Thomas Biquad 579
11.4.6 Magnitude and Frequency Scaling 582
11.5 Nonlinear Circuit Applications 584
11.5.1 A Precision Half-Wave Rectifier 585
11.5.2 Nonsaturating Precision-Rectifier Circuit 586
11.5.3 An AC Voltmeter 587
11.6 Circuits Using Positive Feedback 587
11.6.1 The Comparator and Schmitt Trigger 588
11.6.2 The Astable Multivibrator 589
11.6.3 The Monostable Multivibrator or One Shot 593
Summary 594
Key Terms 595
References 596
Additional Reading 597
Problems 597

CHAPTER 12
CHARACTERISTICS AND LIMITATIONS OF OPERATIONAL AMPLIFIERS 610

12.1 Gain, Input Resistance, and Output Resistance 611
12.1.1 Finite Open-Loop Gain 611
12.1.2 Gain Error 612
12.1.3 Nonzero Output Resistance 614
12.1.4 Finite Input Resistance 618
12.1.5 Summary of Nonideal Inverting and Noninverting Amplifiers 622
12.2 Common-Mode Rejection and Input Resistance 622
12.2.1 Finite Common-Mode Rejection Ratio 622
12.2.2 Why is CMRR Important? 623
12.2.3 Voltage-Follower Gain Error Due to CMRR 626
12.2.4 Common-Mode Input Resistance 628
12.3 DC Error Sources and Output Range Limitations 629
12.3.1 Input-Offset Voltage 629
12.3.2 Offset-Voltage Adjustment 631
12.3.3 An Alternate Interpretation of CMRR 631
12.3.4 Input-Bias and Offset Currents 631
12.3.5 Output Voltage and Current Limits 634
12.4 Frequency Response and Bandwidth of Operational Amplifiers 638
12.4.1 Frequency Response of the Noninverting Amplifier 641
12.4.2 Inverting Amplifier Frequency Response 643
12.4.3 Frequency Response of Cascaded Amplifiers 645

12.4.4 Large-Signal Limitations—Slew Rate and Full-Power Bandwidth 652
12.4.5 Macro Model for Operational Amplifier Frequency Response 653
12.4.6 Complete Op Amp Macro Models in SPICE 654
12.4.7 Examples of Commercial General-Purpose Operational Amplifiers 654
Summary 657
Key Terms 658
References 658
Additional Reading 658
Problems 658

CHAPTER 13

SMALL-SIGNAL MODELING AND LINEAR AMPLIFICATION—INVERTING AMPLIFIERS 668

13.1 The Transistor as an Amplifier 669
13.1.1 The BJT Amplifier 670
13.1.2 The MOSFET Amplifier 671
13.2 Coupling and Bypass Capacitors 672
13.3 Circuit Analysis Using dc and ac Equivalent Circuits 673
13.3.1 Menu for dc and ac Analysis 674
13.4 *Introduction to Small-Signal Modeling* 677
13.4.1 Graphical Interpretation of the Small-Signal Behavior of the Diode 678
13.4.2 Small-Signal Modeling of the Diode 679
13.5 Small-Signal Models for Bipolar Junction Transistors 680
13.5.1 The Hybrid-Pi Model 682
13.5.2 Graphical Interpretation of the *Transconductance* 683
13.5.3 Small-Signal Current Gain 683
13.5.4 The Intrinsic Voltage Gain of the BJT 684
13.5.5 Equivalent Forms of the Small-Signal Model 685
13.5.6 Simplified Hybrid Pi Model 686
13.5.7 Definition of a Small Signal for the Bipolar Transistor 686
13.5.8 Small-Signal Model for the *pnp* Transistor 687
13.5.9 ac Analysis Versus Transient Analysis in SPICE 688
13.6 The BJT Common-Emitter (C-E) Amplifier 688
13.6.1 Terminal Voltage Gain 690
13.6.2 Input Resistance 690
13.6.3 Signal Source Voltage Gain 691
13.7 Important Limits and Model Simplifications 691
13.7.1 Zero Resistance in the Emitter 691
13.7.2 A Design Guide for the Common-Emitter Amplifier with $R_E = 0$ 692
13.7.3 Common-Emitter Voltage Gain for *Large Emitter Resistance* 693
13.7.4 Small-Signal Limit for the Common-Emitter Amplifier 693
13.7.5 Resistance at the Collector of the Bipolar Transistor 697
13.7.6 Output Resistance of the Overall Common-Emitter Amplifier 699
13.7.7 Terminal Current Gain for the Common-Emitter Amplifier 701
13.8 Small-Signal Models for Field-Effect *Transistors* 701
13.8.1 Small-Signal Model for the MOSFET 701
13.8.2 Intrinsic Voltage Gain of the MOSFET 703
13.8.3 Definition of Small-Signal Operation for the MOSFET 704
13.8.4 Body Effect in the Four-Terminal MOSFET 704
13.8.5 Small-Signal Model for the PMOS Transistor 705
13.9 Summary and Comparison of the Small-Signal Models of the BJT and FET 706
13.10 The Common-Source Amplifier 709
13.10.1 Common-Source Terminal Voltage Gain 710
13.10.2 Signal Source Voltage Gain for the Common-Source Amplifier 711
13.10.3 Common-Source Voltage Gain for Large Values of R_S 711
13.10.4 Zero Resistance in the Source 711
13.10.5 A Design Guide for the Common-Source Amplifier with $R_s = 0$ 714
13.10.6 Small-Signal Limit for the Common-Source Amplifier 714
13.10.7 Input Resistances of the Common-Emitter and Common-Source Amplifiers 717
13.10.8 Common-Emitter and Common-Source Output Resistances 720
13.11 Examples of Common-Emitter and Common-Source Amplifiers 721
13.11.1 A Common-Emitter Amplifier 722
13.11.2 ac Versus Transient Analysis in SPICE—Another Visit 726

13.11.3 A MOSFET Common-Source Amplifier 726
13.11.4 Comparison of the two Amplifier Examples 731
13.11.5 Common-Emitter and Common-Source Amplifier Summary 731
13.11.6 Feedback in the Inverting Amplifiers 732
13.11.7 Guidelines for Neglecting the Transistor Output Resistance 732
13.12 Amplifier Power and Signal Range 733
13.12.1 Power Dissipation 733
13.12.2 Signal Range 734
Summary 737
Key Terms 738
Problems 738

CHAPTER 14
SINGLE-TRANSISTOR AND MULTISTAGE ac-COUPLED AMPLIFIERS 750

14.1 Amplifier Classification 751
14.1.1 Signal Injection and Extraction—The BJT 751
14.1.2 Signal Injection and Extraction—The FET 752
14.1.3 Common-Emitter (C-E) and Common-Source (C-S) Amplifiers 753
14.1.4 Common-Collector (C-C) and Common-Drain (C-D) Topologies 754
14.1.5 Common-Base (C-B) and Common-Gate (C-G) Amplifiers 756
14.1.6 Small-Signal Model Review 757
14.2 Inverting Amplifiers—Common-Emitter and Common-Source Circuits 757
14.2.1 Common-Emitter and Common-Source Amplifier Characteristics 758
14.2.2 C-E/C-S Amplifier Summary 762
14.2.3 Equivalent Transistor Representation of the Generalized C-E/C-S Transistor 762
14.3 Follower Circuits—Common-Collector and Common-Drain Amplifiers 763
14.3.1 Terminal Voltage Gain 763
14.3.2 Resistance 764
14.3.3 Signal Source Voltage Gain 764
14.3.4 Follower Signal Range 767
14.3.5 Resistance at the Emitter Terminal 767
14.3.6 Current Gain 770
14.3.7 C-C/C-D Amplifier Summary 770
14.4 Noninverting Amplifiers—Common-Base and Common-Gate Circuits 771
14.4.1 Terminal Voltage Gain and Input Resistance 771
14.4.2 Signal Source Voltage Gain 772
14.4.3 Input Signal Range 773
14.4.4 Resistance at the Collector and Drain Terminals 774
14.4.5 Current Gain 775
14.4.6 Overall Input and Output Resistances for the Noninverting Amplifiers 775
14.4.7 C-B/C-G Amplifier Summary 778
14.5 Amplifier Prototype Review and Comparison 778
14.5.1 The BJT Amplifiers 779
14.5.2 The FET Amplifiers 781
14.6 Coupling and Bypass Capacitor Design 786
14.6.1 Common-Emitter and Common-Source Amplifiers 786
14.6.2 Common-Collector and Common-Drain Amplifiers 790
14.6.3 Common-Base and Common-Gate Amplifiers 793
14.6.4 Setting Lower Cutoff Frequency f_L 796
14.7 Amplifier Design Examples 797
14.7.1 Monte Carlo Evaluation of the Common-Base Amplifier Design 806
14.8 Multistage ac-Coupled Amplifiers 811
14.8.1 A Three-Stage ac-Coupled Amplifier 811
14.8.2 Voltage Gain 813
14.8.3 Input Resistance 815
14.8.4 Signal Source Voltage Gain 815
14.8.5 Output Resistance 815
14.8.6 Current and Power Gain 816
14.8.7 Input Signal Range 817
14.8.8 Improving Amplifier Voltage Gain 820
14.8.9 Estimating the Lower Cutoff Frequency of the Multistage Amplifier 820
Summary 822
Key Terms 823
Additional Reading 824
Problems 824

CHAPTER 15
DIFFERENTIAL AMPLIFIERS AND OPERATIONAL AMPLIFIER DESIGN 838

15.1 Differential Amplifiers 839
15.1.1 Bipolar and MOS Differential Amplifiers 840

15.1.2 dc Analysis of the Bipolar Differential Amplifier 840
15.1.3 Transfer Characteristic for the Bipolar Differential Amplifier 842
15.1.4 ac Analysis of the Bipolar Differential Amplifier 843
15.1.5 Differential-Mode Gain and Input Resistance 844
15.1.6 Common-Mode Gain and Input Resistance 846
15.1.7 Common-Mode Rejection Ratio (CMRR) 848
15.1.8 Analysis Using Differential- and Common-Mode Half-Circuits 849
15.1.9 Biasing with Electronic Current Sources 852
15.1.10 Modeling the Electronic Current Source in SPICE 853
15.1.11 dc Analysis of the MOSFET Differential Amplifier 853
15.1.12 Differential-Mode Input Signals 855
15.1.13 Small-Signal Transfer Characteristic for the MOS Differential Amplifier 856
15.1.14 Common-Mode Input Signals 856
15.1.15 Two-Port Model for Differential Pairs 857
15.2 Evolution to Basic Operational Amplifiers 861
15.2.1 A Two-Stage Prototype for an Operational Amplifier 861
15.2.2 Improving the Op Amp Voltage Gain 867
15.2.3 Output Resistance Reduction 868
15.2.4 A CMOS Operational Amplifier Prototype 872
15.2.5 BiCMOS Amplifiers 873
15.3 Output Stages 874
15.3.1 The Source Follower—A Class-A Output Stage 874
15.3.2 Efficiency of Class-A Amplifiers 876
15.3.3 Class-B Push-Pull Output Stage 876
15.3.4 Class-AB Amplifiers 878
15.3.5 Class-AB Output Stages for Operational Amplifiers 880
15.3.6 Short-Circuit Protection 880
15.3.7 Transformer Coupling 881
15.4 Electronic Current Sources 884
15.4.1 Single-Transistor Current Sources 885
15.4.2 Figure of Merit for Current Sources 885
15.4.3 Higher Output Resistance Sources 886
15.4.4 Current Source Design Examples 886
15.5 Circuit Element Matching 893
15.6 Current Mirrors 894
15.6.1 dc Analysis of the MOS Transistor Current Mirror 894
15.6.2 Changing the MOS Mirror Ratio 897
15.6.3 dc Analysis of the Bipolar Transistor Current Mirror 897
15.6.4 Altering the BJT Current Mirror Ratio 899
15.6.5 Multiple Current Sources 900
15.6.6 Buffered Current Mirror 902
15.6.7 Output Resistance of the Current Mirrors 902
15.6.8 Two-Port Model for the Current Mirror 903
15.6.9 The Widlar Current Source 906
15.6.10 The MOS Version of the Widlar Source 907
15.7 High-Output-Resistance Current Mirrors 909
15.7.1 The Wilson Current Sources 909
15.7.2 Output Resistance of the Wilson Source 911
15.7.3 Cascode Current Sources 912
15.7.4 Output Resistance of the Cascode Sources 913
15.7.5 Current Mirror Summary 914
15.8 Reference Current Generation 917
15.8.1 Supply-Independent Biasing 917
15.8.2 A Supply-Independent MOS Reference Cell 920
15.9 The Current Mirror As an Active Load 924
15.9.1 CMOS Differential Amplifier with Active Load 924
15.9.2 Bipolar Differential Amplifier with Active Load 931
15.10 Active Loads in Operational Amplifiers 935
15.10.1 CMOS Op Amp Voltage Gain 935
15.10.2 dc Design Considerations 936
15.10.3 Bipolar Operational Amplifiers 938
15.10.4 Input Stage Breakdown 939
15.11 The μA741 Operational Amplifier 940
15.11.1 Bias Circuitry 941
15.11.2 dc Analysis of the 741 Input Stage 942
15.11.3 ac Analysis of the 741 Input Stage 945
15.11.4 Voltage Gain of the Complete Amplifier 946
15.11.5 The 741 Output Stage 950
15.11.6 Output Resistance 952

15.11.7 Short Circuit Protection 952
15.11.8 Summary of the μA741 Operational Amplifier Characteristics 952
Summary 955
Key Terms 957
References 957
Additional Reading 958
Problems 958

CHAPTER 16
FREQUENCY RESPONSE 985

16.1 Amplifier Frequency Response 986
16.1.1 Low-Frequency Response 987
16.1.2 Estimating ω_L in the Absence of a Dominant Pole 987
16.1.3 High-Frequency Response 990
16.1.4 Estimating ω_H in the Absence of a Dominant Pole 990
16.2 Direct Determination of the Low-Frequency Poles and Zeros—The Common-Source Amplifier 991
16.3 Estimation of ω_L Using the Short-Circuit Time-Constant Method 996
16.3.1 Estimate of ω_L for the Common-Emitter Amplifier 997
16.3.2 Estimate of ω_L for the Common-Source Amplifier 1001
16.3.3 Estimate of ω_L for the Common-Base Amplifier 1002
16.3.4 Estimate of ω_L for the Common-Gate Amplifier 1003
16.3.5 Estimate of ω_L for the Common-Collector Amplifier 1004
16.3.6 Estimate of ω_L for the Common-Drain Amplifier 1004
16.4 Transistor Models at High Frequencies 1005
16.4.1 Frequency-Dependent Hybrid-Pi Model for the Bipolar Transistor 1005
16.4.2 Modeling C_π and C_μ in SPICE 1006
16.4.3 Unity-Gain Frequency f_T 1006
16.4.4 High-Frequency Model for the FET 1009
16.4.5 Modeling C_{GS} and C_{GD} in SPICE 1010
16.4.6 Channel Length Dependence of f_T 1010
16.4.7 Limitations of the High-Frequency Models 1012
16.5 Base Resistance in the Hybrid-Pi Model 1012
16.5.1 Effect of Base Resistance on Midband Amplifiers 1013
16.6 High-Frequency Common-Emitter and Common-Source Amplifier Analysis 1015
16.6.1 The Miller Effect 1016
16.6.2 Common-Emitter and Common-Source Amplifier High-Frequency Response 1017
16.6.3 Direct Analysis of the Common-Emitter Transfer Characteristic 1019
16.6.4 Poles of the Common-Emitter Amplifier 1020
16.6.5 Dominant Pole for the Common-Source Amplifier 1023
16.6.6 Estimation of ω_H Using the Open-Circuit Time-Constant Method 1024
16.6.7 Common-Source Amplifier with Source Degeneration Resistance 1027
16.6.8 Poles of the Common-Emitter with Emitter degeneration Resistance 1029
16.7 Common-Base and Common-Gate Amplifier High-Frequency Response 1031
16.8 Common-Collector and Common-Drain Amplifier High-Frequency Response 1034
16.9 Single-Stage Amplifier High-Frequency Response Summary 1036
16.9.1 Amplifier Gain-Bandwidth Limitations 1036
16.10 Frequency Response of Multistage Amplifiers 1037
16.10.1 Differential Amplifier 1038
16.10.2 The Common-Collector/Common-Base Cascade 1039
16.10.3 High-Frequency Response of the Cascode Amplifier 1041
16.10.4 Cutoff Frequency for the Current Mirror 1042
16.10.5 Three-Stage Amplifier Example 1043
16.11 Tuned Amplifiers 1050
16.11.1 Single-Tuned Amplifier 1050
16.11.2 Use of a Tapped Inductor—The Auto Transformer 1053
16.11.3 Multiple Tuned Circuits—Synchronous and Stagger Tuning 1054
Summary 1056
Key Terms 1057
Reference 1058
Problems 1058

CHAPTER 17
FEEDBACK, STABILITY, AND OSCILLATORS 1068

17.1 Classic Feedback Systems 1069
17.2 Feedback Amplifier Design Using Two-Port Network Theory 1070
17.3 Voltage Amplifiers—Series-Shunt Feedback 1071
17.3.1 Voltage Gain Calculation 1072
17.3.2 Input Resistance 1074
17.3.3 Output Resistance 1074
17.4 Transresistance Amplifiers—Shunt-Shunt Feedback 1078
17.4.1 Transresistance Analysis 1079
17.4.2 Input Resistance 1081
17.4.3 Output Resistance 1081
17.5 Current Amplifiers—Shunt-Series Feedback 1086
17.5.1 Current Gain Calculation 1086
17.5.2 Input Resistance 1088
17.5.3 Output Resistance 1089
17.6 Transconductance Amplifiers—Series-Series Feedback 1090
17.6.1 Transconductance Analysis 1090
17.6.2 Input and Output Resistances 1092
17.7 Common Errors in Applying Two-Port Feedback Theory 1092
17.8 Finding the Loop Gain 1100
17.8.1 Direct Calculation of the Loop Gain 1100
17.8.2 Finding the Loop Gain Using Successive Voltage and Current Injection 1102
17.8.3 Simplifications 1105
17.9 Blackman's Theorem to the Rescue 1107
17.10 Using Feedback to Control Frequency Response 1114
17.11 Stability of Feedback Amplifiers 1116
17.11.1 The Nyquist Plot 1116
17.11.2 First-Order Systems 1117
17.11.3 Second-Order Systems and Phase Margin 1118
17.11.4 Third-Order Systems and Gain Margin 1119
17.11.5 Determining Stability from the Bode Plot 1120
17.12 Single-Pole Operational Amplifier Compensation 1122
17.12.1 Three-Stage Op Amp Analysis 1123
17.12.2 Transmission Zeros in FET Op Amps 1124
17.12.3 Bipolar Amplifier Compensation 1126
17.12.4 Slew Rate of the Operational Amplifier 1127
17.12.5 Relationships Between Slew Rate and Gain-Bandwidth Product 1128
17.13 Oscillators 1137
17.13.1 The Barkhausen Criteria for Oscillation 1137
17.13.2 Oscillators Employing Frequency-Selective *RC* Networks 1140
17.13.3 *LC* Oscillators 1144
17.13.4 Crystal Oscillators 1146
Summary 1151
Key Terms 1152
References 1152
Problems 1153

APPENDIXES

A Standard Discrete Component Values 1164
B Solid-State Device Models and SPICE Simulation Parameters 1167

Index 1170