

3995

VHDL Programming

with Advanced Topics

Louis Baker



John Wiley and Sons, Inc.
New York • Chichester • Brisbane • Toronto • Singapore

Contents

I. VHDL Tutorial	1
1. Introduction to VHDL	3
MOTIVATION	3
OUTLINE OF THIS BOOK	4
PURPOSE OF TUTORIAL	5
LOGIC SYMBOLS	7
STRUCTURAL AND BEHAVIORAL DESCRIPTIONS	9
TOP-DOWN DESIGN	10
BOTTOM-UP REUSE	11
THE OBJECT-ORIENTED NATURE OF VHDL	11
VHDL: OVERALL STRUCTURE	12
DECLARATIONS, SPECIFICATIONS, AND EXECUTABLE STATEMENTS	16
REFERENCES	17
2. Signals	19
SIGNALS IN VHDL	19
BUS AND REGISTER	21
INITIALIZATION	21
SIGNAL SOURCES AND DRIVERS	22
RESOLUTION FUNCTIONS, DISCONNECTION	23
TRANSPORT AND INERTIAL DELAY	26
GUARDED SIGNAL ASSIGNMENT	30
TRANSACTIONS AND EVENTS	31
THE SIMULATION CYCLE	32
Signal Value Updating	34
1. Entity, Architecture, Configuration Statements	37
THE ENTITY	37
ENTITY AND ARCHITECTURE DECLARATIONS	38
Port Modes	45
Port and Generic Mapping Revisited	48
Port Defaults	48
Open Ports	49
DELTA DELAY REVISITED	49
CONFIGURATION SPECIFICATION	50

4. Blocks and Guards	63
THE BLOCK	63
GUARDS	67
THE DISCONNECT SPECIFICATION	68
BLOCK MAPPINGS	69
Generic Mapping	69
Port Mapping	69
BLOCK CONFIGURATIONS	70
5. Data	73
DATA IN VHDL	73
PREDEFINED TYPES	74
NUMBERS AND BASE	74
Range and Subtypes	76
Operations and Expressions	77
ENUMERATED TYPES	77
LOGICAL OPERATIONS AND TYPE BOOLEAN	79
UNITS 80	
ARRAY TYPES	80
Array Initialization	81
Type STRING	83
Concatenation	83
Slices	83
Applications of One- and Two-Dimensional Arrays	84
ACCESS TYPES, NEW	85
RECORD TYPES	86
Incomplete Type Declarations	87
VARIABLES	88
CONSTANTS	88
LABELS	89
Aliasing, Big- and Little-endian	89
TYPE CONVERSION	91
THE GENERATE STATEMENT	92
Arrays and the Generate Statement	92
Conditional Compilation with the Generate Statement	95
REFERENCE	96
6. Attributes	97
PREDEFINED ATTRIBUTES	98
Attributes for Enumerated Types	98
Attributes for Signal Types	99
USER-DEFINED ATTRIBUTES	102
An Imperfect Example	104

7. Sequential Statements	107
THE assert STATEMENT	107
FUNCTIONS AND PROCEDURES	109
THE wait STATEMENT	111
VARIABLE ASSIGNMENTS	112
THE If, then, elsif, else, end if CONDITIONALS	112
THE case STATEMENT	113
THE loop, next, exit STATEMENTS	114
THE null STATEMENT	116
8. Concurrent Statements	117
PROCESS STATEMENT	118
BLOCK STATEMENT	120
CONCURRENT PROCEDURE CALL	120
CONCURRENT ASSERTION	121
CONCURRENT SIGNAL ASSIGNMENT	121
Conditional Signal Assignment	122
Selected Signal Assignment	122
POSTPONED PROCESSES	123
9. Packages, Libraries, Input/Output	125
DESIGN UNITS	125
PACKAGES	125
LIBRARIES	127
STANDARD PACKAGE TEXTIO	128
10. VHDL-92 and Miscellaneous Topics	133
VHDL-92	133
New Keywords	133
Groups	134
Private	134
Shared Variables	136
Hierarchical Pathnames	137
Foreign Languages	137
Other New Attributes	138
Generalized Aliasing	139
Postponed Processes	139
Shift and Rotate Instructions	139
Files and File Objects	140
Impure Functions	140
Inertial Delay	141
Miscellaneous Syntax Changes	141

MISCELLANEOUS TOPICS	142
The NOW Function	142
Overloading	142
Short-Circuited Operations	143
The goto Statement	144
REFERENCES	144
II. Using VHDL	145
11. VHDL Programming	147
PURPOSE	147
DATA STRUCTURE USE	148
Stacks and Pseudo-Stacks	148
Lists, Buffers	154
QUEUES AND DEQUEUES	157
CONCURRENCY, MUTUAL EXCLUSION	158
Classic Mutual Exclusion Methods	159
VHDL Mutual Exclusion	166
Atomic Instructions	168
Shared Memory, Locks	169
Semaphores	170
Monitors	171
Readers and Writers	171
Tokens and the Token Ring Bus	172
Caveat	173
REFERENCES	173
12. Discrete Event Simulation	177
PURPOSE	177
VHDL AS DISCRETE EVENT SIMULATION	179
Modeling Considerations	179
Event Queues	183
DETERMINISTIC SIMULATION	188
STOCHASTIC SIMULATIONS	189
Statistical Considerations	189
Random and Pseudorandom Numbers	190
Statistical Event Distributions	192
Queueing Theory	195
Variance Reduction Techniques	196
Stress Testing	200
Validating Simulations	200
Interpreting Simulation Results	201
CONCURRENT SIMULATION	203

Conservative Concurrent Simulation	203
Optimistic Concurrent Simulation	204
WAVEFORM RELAXATION	205
REFERENCES	205
13. Finite State Machines	209
PURPOSE	209
MOORE, MEALY, HYBRID MACHINES	210
When Not to Use FSMs	216
VHDL MODELING	217
Races	223
APPLICATIONS	224
Microprocessor Control Unit	224
Memory Control Units	225
Bus Interface Unit and Protocols	225
Run-Length Limited Encoding	225
Real-Time Operating System Kernel	226
LINKED STATE MACHINES AND PETRI NETS	227
Petri Nets and LSMs	228
FINITE STATE AUTOMATA, LANGUAGES	229
Formal Language Theory	229
Regular Grammars and Finite State Automata	231
REFERENCES	233
14. Practical Considerations	237
PURPOSE	237
SIMULATION LEVELS	238
Functional Level	238
Register-Transfer Level	238
Gate Level	239
Switch-Level	239
Hardware Simulation	239
LOGIC LEVELS	239
EIA-567 STANDARD	241
SYNTHESIS CONSIDERATIONS	242
SIGNAL TRANSMISSION	243
BACK-ANNOTATION AND SDF	245
WAVES	246
NETLISTS AND EDIF	248
Netlists	248
EDIF 2 0 0	249
GDS II	252

JTAG BOUNDARY SCAN	252
INTERFACING TO OTHER LANGUAGES: AN EXAMPLE	256
Vantage's STYX Package	256
REFERENCES	257
15. Microprocessors	261
PURPOSE	261
CLOCKS	262
PRACTICAL CONSIDERATIONS	265
Hazards and Races	265
Edge and Level Triggering	267
Setup and Hold Constraints	267
Critical Path Analysis	267
CONTROL UNITS	268
Microprogramming	268
CACHES	270
MEMORY MANAGEMENT	272
PIPELINES AND SUPERSCALAR ARCHITECTURES	274
BUS INTERFACE UNITS	276
Burst Mode Transfers	276
Cache Coherence	276
BEHAVIORAL SIMULATIONS	278
Trace-Driven Simulations	278
Statistical Mix Simulations	278
Example: Prototype Simulation	279
REFERENCES	284
16. Busses and Protocols	331
PURPOSE	331
TYPICAL BUS PROTOCOLS	332
Synchronous and Asynchronous Busses	332
Bus Arbitration	333
Typical Busses	334
PI and Related Busses	340
TESTING COMPLIANCE WITH BUS STANDARDS	346
REFERENCES	347
Appendix: Predefined Language Environment	349
Package STANDARD	349
Package TEXTIO	353
Changes for VHDL-92	357
Predefined Attributes	357

Kraftmikroskopie als Werkzeug zur Charakterisierung elektrischer Oberflächeneigenschaften

Von der Fakultät für Mathematik, Naturwissenschaften und Informatik

der Brandenburgischen Technischen Universität Cottbus

zur Erlangung des akademischen Grades

Doktor der Naturwissenschaften

(Dr. rer. nat.)

genehmigte Dissertation

vorgelegt von

Diplom Physiker

Markus Ratzke

geboren am 11.01.1976 in Finsterwalde (Deutschland)

Gutachter: Prof. Dr. rer. nat. Jürgen Reif

Gutachter: Prof. Dr. rer. nat. Götz Seibold

Gutachter: Dr. rer. nat. Mario Birkholz

Tag der mündlichen Prüfung: 07.11.2011

Inhaltsverzeichnis

Zusammenfassung.....	2
Vorwort	5
1. Motivation	7
2. Konzeptionelle Grundlagen	9
2.1 Rastersondenmikroskopie	9
2.2 Das experimentelle Setup	17
2.3 Numerische Behandlung von Randwertproblemen	23
2.4 Die Methode der finiten Elemente.....	34
2.5 Numerisches Vorgehen	37
2.6 Numerische Fehler	41
3. Grundlegende Wechselwirkungen im System Spitze-Probe	45
3.1 Generelle Abhängigkeiten im System Spitze-Metall	45
3.2 Einfluss von dielektrischen Schichten auf die Messwerte.....	52
3.3 Untersuchungen zur Auflösung in einfachen Systemen	56
3.4 Komplexe Systeme – Metallische Spitze / Halbleiteroberfläche.....	66
3.5 Einfluss von Grenzflächenladungen auf die Messwerte	74
3.6 Die Auflösung im Fall halbleitender Proben.....	77
3.7 Methodischer Vergleich zwischen Kapazitäts- und Kraftmessung.....	81
4. Die Transferfunktion.....	85
4.1 Näherungsweise analytische Bestimmung der Transferfunktion	85
4.2 Numerische Bestimmung der Transferfunktion.....	96
5. Ausgewählte experimentelle Ergebnisse	113
5.1 Allgemeines zu den Methoden – Typische Kontraste	113
5.2 Gebondete Silizium-Wafer	115
5.3 Dotiergitter in Silizium.....	123
Zusammenfassung und Ausblick	135
Danksagung	137
A Grundlegende Gleichungen für die elektrostatische Beschreibung von Silizium	139
A.1 Die Poissongleichung.....	139
A.2 Häufig benutzte Näherungen und typische Längenskalen	140
A.3 Folgerungen aus der Lösung – Die Kapazität der Oberfläche	143
A.4 Der Readzylinder	145
B Intermolekulare Kräfte im System Probe-Sonde.....	147

B.1 Anziehende Kräfte	147
B.2 Abstoßende Kräfte	151
B.3 Das komplette Modell	152
C Der belichtete Halbleiter.....	153
C.1 Generation und Rekombination	153
C.2 Mathematische Beschreibung des Ladungsträgerflusses.....	156
C.3 Das Drift-Diffusions-Modell	158
D Multipolentwicklungen	163
Literaturliste.....	167