

Christoph Löffler

**Contributions to
Architectural Design
in Digital Signal
Processing**

Hartung-Gorre Verlag

Contents

1	Introduction	1
1.1	The Subject	2
1.1.1	Architectural Design	2
1.1.2	Digital Signal Processing	3
1.1.3	Architectural Design in Digital Signal Processing	4
1.1.4	Motivation	4
1.2	Related Research	5
1.2.1	CATHEDRAL	5
1.2.2	GABRIEL	6
1.2.3	MOVAL	7
1.2.4	BOSS and SPW	7
1.3	Evolvement of the Project	8
1.4	Goals of the Project	10
1.5	Organization of this Thesis	11
I	Concepts and Methods	13
2	Design Tasks and Principles in Architectural Design	15
2.1	Tasks in Architectural Design	17
2.2	Integration of Design Tasks	18
2.2.1	An Object-Oriented Approach to Architectural Design	18
2.2.2	Vertical Integration of Design Tasks	20
2.2.3	Top-Down Design and Bottom-Up Design	20
2.3	Hierarchy in Architectural Design	21
2.3.1	Macro-Hierarchy	22
2.3.2	Abstraction Hierarchy	24

2.3.3	Combination of Macro-Hierarchy and Abstraction Hierarchy	25
2.4	CAD Tools and the Designer	27
2.5	Summary	30
3	Hierarchical Data Structure for Architectural Design	31
3.1	Introduction	33
3.1.1	Requirements for the Data Structure	33
3.1.2	Textual Representation Versus Topological Representation	34
3.2	Different Graph Representations	35
3.2.1	Graph	35
3.2.2	Special Graphs	36
3.2.3	Petri Nets	39
3.2.4	Activity Networks and Data-Flow Graphs	41
3.2.5	Block Diagram	43
3.2.6	Choice: the Block Diagram	44
3.3	Levels of Hierarchy	46
3.3.1	Hierarchy of Blocks	46
3.3.2	Connections Between Hierarchical Levels	47
3.3.3	Hierarchy of Connections	49
3.4	Views	50
3.4.1	Structural Views	51
3.4.2	The Interface View	51
3.4.3	The Topology View	52
3.4.4	Defining the Block by its Views	53
3.5	Generalization of the Data Structure	53
3.5.1	Equivalence of Blocks and Connections	54
3.5.2	Top-Level Cell	56
3.6	Macro-Hierarchy and Abstraction Hierarchy	57
3.6.1	Macro-Hierarchy in the Hierarchical Data Structure	57
3.6.2	Abstraction Hierarchy in the Hierarchical Data Structure	57
3.7	Switch Cells	59
3.8	Types and Instances	61
3.8.1	Type Views and Instance Views	62
3.8.2	View Access	63
3.9	Summary	64
4	Mixed Level Simulation	67

4.1	Introduction	69
4.1.1	Why simulation?	70
4.1.2	Simulation and Verification	70
4.1.3	Simulation of Different Aspects of a System	70
4.2	Simulation and Hierarchical Levels	72
4.2.1	Multi-Level and Mixed-Level Simulation	73
4.2.2	Coupling Multiple Simulators	73
4.2.3	Multi-Level Simulators	75
4.3	Interpreting Simulators and Compiled Simulators	76
4.3.1	Interpreting Simulators	76
4.3.2	Compiled Simulators	78
4.4	Simulation in Architectural Design	79
4.5	Structure	80
4.5.1	Extracting the Simulation Structure from the Hierarchical Data Structure	81
4.5.2	Structure and Models	86
4.5.3	Interpreting the Data Structure for Simulation	86
4.6	Models	92
4.6.1	Functional Model and Timing Model	93
4.6.2	Types and Instances, Internal State of Models	97
4.6.3	Models and Views	100
4.7	Simulator Kernel	100
4.7.1	Table-Driven Versus Event-Driven Simulation	101
4.7.2	Simulation Input	102
4.7.3	Simulation Output	103
4.7.4	Simulation Control	103
4.7.5	Simulator-Kernel Implementation	104
4.8	Verification	105
4.8.1	Proving the Correctness of Transformations and Comparative Simulation	105
4.8.2	Concepts of Comparative Simulation	107
4.9	Summary	110
5	Algorithm-Architecture Mapping	111
5.1	Introduction	114
5.1.1	1 to 1 Mapping	116
5.1.2	Sequential Execution	117
5.1.3	Parallel Execution with Time Folding	119
5.2	The Algorithm Side	119
5.2.1	Mapping Algorithms <i>onto</i> Architectures	119

5.2.2	Modifying the Algorithm for Mapping	122
5.3	The Architecture Side	124
5.3.1	Fixed Hardware Architectures	125
5.3.2	Parametrized Architectures with Fixed Elements	125
5.3.3	Architectures Based on a Library or a Set of Components	126
5.3.4	Freely Designable Architectures	127
5.3.5	Vaguely Specified Architectures	128
5.4	Algorithm Transformations	129
5.4.1	Example for Algorithm Transformations	129
5.4.2	Conclusions	133
5.5	Bringing Algorithms and Architectures Together	134
5.5.1	Changing the Algorithm <i>and</i> the Architecture for Mapping	134
5.5.2	Mapping Levels: Precondition	135
5.5.3	Large-Grain Mapping and Fine-Grain Mapping .	138
5.5.4	Mapping Level in Digital Signal Processing . .	140
5.5.5	Hierarchical Mapping	140
5.6	Scheduling and Resource Allocation	142
5.6.1	Scheduling	142
5.6.2	Resource Allocation	143
5.6.3	Combining Scheduling and Resource Allocation .	144
5.7	Scheduling and Resource Allocation in DSP	145
5.7.1	Static Scheduling	146
5.7.2	Data-Flow Methods for Scheduling and Resource Allocation	146
5.7.3	Scheduling and Resource Allocation Based on Pure Data Flow	148
5.8	Extensions to Purely Static Data Flow	154
5.8.1	Scheduling of If-Statements	155
5.8.2	Scheduling of Loops	157
5.9	Summary	158
II	Tools	161
6	HEX, A Systematic Representation for Architectural Design Data	163
6.1	Introduction	164
6.2	Basic Concepts Applied in HEX	164

6.2.1	File Hierarchy	164
6.2.2	Files and File-Access	165
6.2.3	Names of Data Objects and Strings	166
6.3	The HEXlib Library	167
6.4	The HEXNET Library	169
6.4.1	Different Needs for the Data Structure	169
6.4.2	Classes for Cell Data Objects	173
6.4.3	Classes for Block-Diagram Data Objects	174
6.4.4	Classes for Port and Wire Data Objects	175
6.4.5	Classes for Structural Views	176
7	HEXGRA, a Graphical User Interface to HEX	177
7.1	Introduction	178
7.2	Object-Oriented Display Method	179
7.3	Examples for Applying the Object-Oriented Display Method	182
7.4	Cell Libraries	184
7.5	Interface and Topology	187
7.6	Graph Editor	189
7.7	View Editors	193
8	HEXSIM, an Architectural Simulator Working with HEX	197
8.1	Introduction	198
8.2	Model Files	198
8.3	Constructing a Model for a Cell	201
8.4	Building the Simulator	203
8.5	The Simulator File	206
8.6	Running the Simulation	207
III	Examples	211
9	Example 1: Hierarchy and Timing	213
9.1	Introduction	214
9.2	8 Point Discrete Cosine Transform	214
9.3	Going Down in Hierarchy	219
9.4	Changing the Rotator Type	222
9.5	8 × 8 Point Discrete Cosine Transform	224
10	Example 2: Data Flow Scheduling	227

10.1 Introduction	228
10.2 8 Point DCT: 1 Vector	229
10.3 8 Point DCT: 10 Vectors	234
11 Example 3: Flexible Data Types	239
11.1 Introduction	240
11.2 Integer Calculations	240
11.3 Floating Point Calculations	243
11.4 Symbolic Calculations	244
12 Conclusions	247
12.1 Summary	248
12.2 Main Contributions	251
12.3 Suggestions for Further Work	252
List of Abbreviations	255
List of Symbols	257
List of Figures	261
List of Tables	267
List of Definitions	269
Bibliography	271