

Madhura Purnaprajna

***Run-time Reconfigurable
Multiprocessors***

Contents

1	Introduction	1
1.1	Contributions	2
1.2	Organisation	4
2	Architecture	7
2.1	Architectural Models	8
2.2	Architectural Flexibility	11
2.2.1	Classifying Customisations	11
2.2.2	Cost of Flexibility	12
2.3	Architectural Design Space Exploration	15
2.3.1	Classifying Architectural Explorations	15
2.3.2	Ranking Architectural Merits	18
2.4	Multi-core Architectures	18
2.4.1	Commercial Multi-core Processors	18
2.4.2	Limitations of Existing Multi-core architectures	21
2.5	Initiatives for Customisable Multi-core Processors	23
2.6	The Concept: Run-time Reconfigurable Multiprocessors	26
2.6.1	Reconfiguration Mechanism	27
2.6.2	Advantages of the New Reconfiguration Mechanism	28
2.7	Summary	29
3	Application	31
3.1	Programmability	32
3.2	Methods of Application Description	33
3.2.1	Application Description for Parallel Processors	35
3.2.2	Managing Communication and Synchronisation	36
3.2.3	Drawbacks of Existing Methods	37
3.3	Architecture-Independent Application Characteristics	38
3.3.1	Model for Computation	39
3.3.2	Model for Synchronisation	40
3.3.3	Model for Communication	41
3.4	Comparing Application-specific Attributes	42
3.4.1	DSP Applications	44

3.4.2	Multiplier used in Elliptic Curve Cryptography	46
3.4.3	Self-organising Maps	47
3.4.4	Priorities: Computation, Communication, or Synchronisation	48
3.5	Restating Amdahl's Law	52
3.5.1	Speedup: Comparison to Amdahl's Law	52
3.5.2	Power: Comparison to Amdahl's Law	55
3.5.3	Impact on Energy	56
3.6	Summary	58
4	Application to Architectural Mapping	61
4.1	Applications and Architectures: Fixed vs. Alterable	62
4.1.1	Fixed Applications, Fixed Architecture	63
4.1.2	Alterable Applications, Fixed Architecture	64
4.1.3	Fixed Application, Alterable Architectures	65
4.1.4	Alterable Applications, Alterable Architecture	66
4.2	Application Mapping: Objectives and Methods	67
4.2.1	Compilation Flow	67
4.2.2	FPGA Flow	70
4.2.3	Comparing the two Design Flows	72
4.2.4	Merging Compilation and Synthesis Design Flows	73
4.2.5	Considerations for Merging Spatial and Temporal Design Flows	75
4.2.6	Optimisation Objectives	76
4.2.7	Cost Function	76
4.3	Adaptive Mapping in Reconfigurable Multiprocessors	77
4.3.1	Reconfiguration for Application Mapping	78
4.3.2	Advantages of the Multi-dimensional Mapping Approach	82
4.4	Summary	83
5	QuadroCore: Architecture	85
5.1	Reconfiguration Design Space	86
5.1.1	Instruction to Control Reconfiguration	87
5.1.2	Synchronisation	89
5.1.3	Communication	91
5.1.4	MIMD and SIMD operation	94
5.1.5	Word-length Configurability	96
5.1.6	Additional Instructions for Co-operative Multiprocessing	97
5.1.7	Compilation Flow	98
5.2	Time and Power Characteristics	98
5.2.1	Timing Characteristics	98
5.2.2	QuadroCore Power Distribution	100

5.2.3	Time and Power variations in the Reconfiguration Design Space . . .	101
5.3	Instruction-level Power Model	101
5.3.1	Instruction Life Cycle	103
5.3.2	Memory Accesses	104
5.3.3	Register Accesses	105
5.3.4	ALU Accesses	105
5.3.5	Multiprocessor Synchronisation	106
5.3.6	Instruction Set Characterisation	106
5.4	Impact of Compilation Techniques	109
5.5	Implementation and Performance Measurements	113
5.5.1	Standard Cell Implementation	113
5.5.2	Post-layout Implementation Reports	117
5.5.3	FPGA Reports	118
5.6	Summary	119
6	QuadroCore: Applications	121
6.1	Design Flow for Resource Efficiency	122
6.2	Applications Mapped to QuadroCore	122
6.2.1	Timing Advantage of Reconfiguration	124
6.2.2	DSP Algorithms	125
6.2.3	Multiplier used in Elliptic Curve Cryptography	129
6.2.4	Self-organising Maps	131
6.2.5	Comparison: Parallelism, Speedup, Energy	135
6.2.6	Comparable Architectures	136
6.3	Extending the QuadroCore Multiprocessor	138
6.3.1	Platform for Validating Parallel Programs	139
6.3.2	Environment for Run-time Processor Customisation	140
6.4	Summary	140
7	Conclusions and Future Work	143
7.1	Summary	144
7.2	Future Work	146
	Glossary	149
	List of Figures	154
	List of Tables	156
	References	157
	Author's Publications	167