

Kenneth P. Parker

# The Boundary-Scan Handbook

Fourth Edition



Springer

# Contents

<b>List of Figures.....</b>	<b>xix</b>
-----------------------------	------------

<b>List of Tables.....</b>	<b>xxix</b>
----------------------------	-------------

<b>List of Design-For-Test Rules.....</b>	<b>xxxii</b>
---	--------------

## Part I Classical Boundary-Scan

<b>1 Boundary-Scan Basics and Vocabulary .....</b>	<b>3</b>
1.1 Digital Test Before Boundary-Scan .....	4
1.1.1 Edge-Connector Functional Testing .....	4
1.1.2 In-Circuit Testing .....	6
1.2 The Philosophy of 1149.1 .....	9
1.3 Basic Architecture.....	10
1.3.1 The TAP Controller.....	12
1.3.2 The Instruction Register.....	18
1.3.3 Data Registers .....	21
1.3.4 The Boundary Register .....	23
1.3.5 Optimizing a Boundary Register Cell Design .....	28
1.3.6 Architecture Summary .....	29
1.3.7 Field-Programmable IC Devices.....	31
1.3.8 Boundary-Scan Chains.....	32
1.4 Non-Invasive Operational Modes .....	34
1.4.1 BYPASS.....	34
1.4.2 IDCODE .....	34
1.4.3 USERCODE .....	36
1.4.4 SAMPLE.....	36
1.4.5 PRELOAD .....	37
1.5 Pin-Permission Operational Modes .....	37
1.5.1 EXTEST.....	38
1.5.2 INTEST.....	39

1.5.3	RUNBIST.....	39
1.5.4	HIGHZ .....	40
1.5.5	CLAMP.....	41
1.5.6	Exceptions Due to Clocking .....	41
1.6	Extensibility .....	42
1.7	Subordination of IEEE 1149.1 .....	43
1.8	Costs and Benefits.....	43
1.8.1	Costs .....	44
1.8.2	Benefits.....	45
1.8.3	Trends.....	47
1.9	Other Testability Standards.....	48
<b>2</b>	<b>Boundary-Scan Description Language (BSDL) .....</b>	<b>49</b>
2.1	The Scope of BSDL .....	51
2.1.1	Testing .....	52
2.1.2	Compliance Assurance.....	53
2.1.3	Synthesis .....	55
2.2	Structure of BSDL .....	57
2.3	Entity Descriptions.....	60
2.3.1	Generic Parameter.....	61
2.3.2	Logical Port Description .....	62
2.3.3	Standard USE Statement .....	63
2.3.4	Use Statements .....	64
2.3.5	Component Conformance Statement .....	64
2.3.6	Device Package Pin Mappings.....	65
2.3.7	Grouped Port Identification.....	66
2.3.8	TAP Port Identification.....	67
2.3.9	Compliance Enable Description.....	68
2.3.10	Instruction Register Description .....	69
2.3.11	Optional Register Description.....	70
2.3.12	Register Access Description .....	71
2.3.13	Boundary-Scan Register Description .....	72
2.3.14	RUNBIST Execution Description .....	76
2.3.15	INTEST Execution Description .....	76
2.3.16	User Extensions to BSDL .....	77
2.3.17	Design Warnings .....	78
2.4	Some Advanced BSDL Topics.....	78
2.4.1	Merged Cells .....	78
2.4.2	Asymmetrical Drivers .....	81
2.5	BSDL Description of 74BCT8374.....	82
2.6	Packages and Package Bodies.....	85
2.6.1	STD_1149_1_2001 .....	85
2.6.2	Cell Description Constants.....	89
2.6.3	Basic Cell Definitions BC_0 to BC_7.....	92
2.6.4	Cells BC_8 to BC_10 Introduced in 2001 .....	99
2.6.5	User-Defined Boundary Cells .....	101
2.6.6	Definition of BSDL Extensions .....	104

2.7	Writing BSDL .....	105
2.8	Summary .....	107
<b>3</b>	<b>Boundary-Scan Testing .....</b>	<b>109</b>
3.1	Basic Boundary-Scan Testing .....	110
3.1.1	The 1149.1 Scanning Sequence .....	110
3.1.2	Basic Test Algorithm .....	115
3.1.3	The “Personal Tester” Versus ATE .....	117
3.1.4	In-Circuit Boundary-Scan .....	118
3.1.5	IC Test .....	120
3.1.6	IC BIST .....	122
3.2	Testing with Boundary-Scan Chains .....	123
3.2.1	1149.1 Chain Integrity .....	124
3.2.2	Interconnect Test .....	126
3.2.3	Connection Tests .....	139
3.2.4	Interaction Tests .....	140
3.2.5	Capacitive Opens Tests .....	144
3.2.6	BIST and Custom Tests .....	144
3.3	Porting Boundary-Scan Tests .....	145
3.4	Boundary-Scan Test Coverage .....	147
3.5	Summary .....	148
<b>4</b>	<b>Advanced Boundary-Scan Topics .....</b>	<b>149</b>
4.1	DC Parametric IC Tests .....	149
4.2	Sample Mode Tests .....	151
4.3	Concurrent Monitoring .....	154
4.4	Non-scan IC Testing .....	155
4.5	Non-digital Device Testing .....	158
4.6	Mixed Digital/Analog Testing .....	158
4.7	Multi-chip Module Testing .....	161
4.8	Firmware Development Support .....	163
4.9	In-System Configuration .....	164
4.10	Flash Programming .....	166
4.11	Hardware Fault Insertion .....	167
4.12	Power Pin Testing .....	169
<b>5</b>	<b>Design for Boundary-Scan Test .....</b>	<b>171</b>
5.1	Integrated Circuit Level DFT .....	173
5.1.1	TAP Pin Placement .....	173
5.1.2	Power and Ground Distribution .....	174
5.1.3	Instruction Capture Pattern .....	178
5.1.4	Damage Resistant Drivers .....	179
5.1.5	Output Pins .....	180
5.1.6	Bidirectional Pins .....	182
5.1.7	Post-lobotomy Behavior .....	183
5.1.8	IDCODEs .....	184
5.1.9	User-Defined Instructions .....	185
5.1.10	Creation and Verification of BSDL .....	185

5.2	Board-Level DFT .....	187
5.2.1	Chain Configurations .....	187
5.2.2	TCK/TMS Distribution.....	190
5.2.3	Mixed Logic Families .....	191
5.2.4	Board Level Conflicts .....	193
5.2.5	Control of Critical Nodes.....	194
5.2.6	Power Distribution .....	195
5.2.7	Boundary-Scan Masters .....	195
5.2.8	Post-lobotomy Board Behavior.....	197
5.3	System-Level DFT.....	198
5.3.1	The MultiDrop Problem.....	198
5.3.2	Coordination with Other Standards .....	200
5.4	Summary .....	201
6	<b>Analog Measurement Basics .....</b>	203
6.1	Analog In-Circuit Testing .....	203
6.1.1	Analog Failures.....	204
6.1.2	Measuring an Impedance .....	206
6.1.3	Errors and Corrections .....	210
6.1.4	Measurement Hardware .....	212
6.2	Limited Access Testing.....	217
6.2.1	Node Voltage Analysis.....	218
6.2.2	Testing with Node Voltages .....	220
6.2.3	Limited Access Node Voltage Testing .....	221
6.3	The Mixed-Signal Test Environment .....	223
6.4	Summary .....	226
7	<b>IEEE 1149.4: Analog Boundary-Scan .....</b>	227
7.1	1149.4 Vocabulary and Basics .....	228
7.1.1	The Target Fault Spectrum.....	228
7.1.2	Extended Interconnect .....	229
7.1.3	Digital Pins .....	231
7.1.4	Analog Pins.....	231
7.2	General Architecture of an 1149.4 IC.....	233
7.2.1	Silicon “Switches” .....	235
7.2.2	The Analog Test Access Port (ATAP).....	236
7.2.3	The Test Bus Interface Circuit (TBIC) .....	237
7.2.4	The Analog Boundary Module (ABM).....	242
7.2.5	The Digital Boundary Module (DBM) .....	247
7.3	The 1149.4 Instruction Set.....	248
7.3.1	The EXTEST Instruction .....	249
7.3.2	The CLAMP Instruction .....	252
7.3.3	The HIGHZ Instruction.....	252
7.3.4	The PROBE Instruction .....	253
7.3.5	The RUNBIST Instruction .....	253
7.3.6	The INTEST Instruction .....	254

7.4	Other Provisions of 1149.4 .....	256
7.4.1	Differential ATAP Port.....	256
7.4.2	Differential I/O.....	256
7.4.3	Partitioned Internal Test Buses .....	258
7.4.4	Specifications and Limits.....	261
7.5	Design For 1149.4 Testability.....	263
7.5.1	Integrated Circuit Level .....	263
7.5.2	Board Level.....	264
7.5.3	System Level.....	266
7.6	Summary .....	266
<b>8</b>	<b>IEEE 1149.6: Testing Advanced I/O .....</b>	<b>269</b>
8.1	The Advanced I/O Problem .....	270
8.1.1	Traditional Inter-IC Communication .....	270
8.1.2	Advanced Inter-IC Communication.....	272
8.1.3	AC Coupled Signal Paths.....	275
8.1.4	Testing Advanced I/O .....	278
8.2	1149.6 Vocabulary and Basics .....	280
8.2.1	Advanced I/O .....	280
8.2.2	Signal Pin Categories.....	281
8.2.3	Operational Modes.....	282
8.3	Test facilities for AC Pins .....	282
8.3.1	Provisions for All Signal Pins.....	282
8.3.2	Provisions for AC Pin Drivers .....	283
8.3.3	AC/DC Selection Cells .....	286
8.3.4	Provisions for AC Pin Receivers.....	287
8.4	The Defect Model for 1149.6.....	288
8.5	The 1149.6 Test Receiver.....	291
8.5.1	Test Receiver Definitions .....	292
8.5.2	Transitions.....	293
8.5.3	Test Receiver DC Response .....	295
8.5.4	Test Receiver AC Response .....	298
8.5.5	Guaranteed AC-Coupling .....	301
8.5.6	An Integrated AC/DC Test Receiver.....	302
8.5.7	Initializing and Capturing Hysteretic Memory .....	302
8.6	BSDL Extensions for 1149.6 .....	304
8.6.1	Boundary Registers Cells for 1149.6 .....	305
8.6.2	STD_1149_6_2003 .....	309
8.6.3	Example 1149.6 Device and BSDL .....	311
8.7	Design for 1149.6 Testability .....	318
8.7.1	Integrated Circuit Level DFT .....	318
8.7.2	Board-Level DFT .....	319
8.8	Summary .....	320

<b>9 IEEE 1532: In-System Configuration .....</b>	321
9.1 IEEE 1532 Vocabulary and Basics .....	323
9.1.1 Fixed System Pins .....	323
9.1.2 ISC System Pins .....	323
9.1.3 System Modal States .....	324
9.1.4 System I/O Behavior .....	330
9.1.5 ISC Pin I/O Cell Design .....	331
9.2 Programming Features of IEEE 1532 .....	334
9.2.1 Core 1532 Programming Instructions .....	335
9.2.2 Programming a Single, Simple 1532 Device .....	337
9.2.3 Concurrent Programming of Multiple Devices .....	338
9.3 Design for IEEE 1532 Programmability .....	340
<b>10 IEEE 1149.8.1: Passive Components .....</b>	343
10.1 Unpowered Capacitive Sensing .....	344
10.2 Powered Capacitive Opens Testing .....	348
10.3 IEEE 1149.8.1 Vocabulary and Basics .....	350
10.3.1 Normal System Pins .....	350
10.3.2 Selective Toggle System Pins .....	350
10.3.3 Instructions and Registers .....	351
10.4 The TOGGLE_SETUP Instruction .....	352
10.5 The SELECTIVE_TOGGLE Instruction .....	352
10.6 The TOGGLE_CONTROL Register .....	354
10.7 Differential Signal Unbalancing .....	354
10.8 Selective Toggle Pin I/O Cell Design .....	356
10.8.1 Single-Ended Output Pins .....	356
10.8.2 Single-Ended Input Pins .....	358
10.8.3 Single-Ended Bidirectional Pins .....	360
10.8.4 Differential Output Pins .....	360
10.8.5 Differential Input Pins .....	363
10.8.6 Differential Bidirectional Pins .....	364
10.9 Testing with 1149.8.1 Resources .....	365
10.9.1 Testing Single-Ended Pins .....	366
10.9.2 Testing Differential Pins .....	367
10.10 BSDL Extensions for 1149.8.1 .....	367
10.10.1 Boundary Registers Cells for 1149.8.1 .....	368
10.10.2 STD_1149_8_1_2012 .....	369
10.10.3 Selective Toggle Keywords .....	370
10.10.4 BSDL Extension Syntax .....	370
10.10.5 Example 1149.8.1 BSDL .....	372
10.11 Design for IEEE 1149.8.1 Testability .....	374
10.11.1 Integrated Circuit Level DFT .....	374
10.11.2 Board-Level DFT .....	375
10.12 Epilog: What Next for 1149.1, 1149.4, 1149.6, 1149.8.1 and 1532? .....	376

## Part II Boundary-Scan Updated

<b>11 IEEE 1149.1: The 2013 Revision .....</b>	<b>381</b>
11.1 Moore's Law, the Principle Driver .....	381
11.1.1 Circuit Density .....	382
11.1.2 Design Automation .....	382
11.1.3 Lower Power Rail Voltages .....	383
11.1.4 Higher I/O Data Rates .....	383
11.2 Lower Power Consumption.....	384
11.3 The 1149.1 Response to These Drivers.....	385
11.3.1 New Operational Modes.....	385
11.3.2 New Register Designs .....	387
11.3.3 New 1149.1 Instructions.....	389
11.3.4 New 1149.1 Data Registers .....	393
11.3.5 Dynamic Data Registers .....	397
11.4 Revisions to BSDL.....	401
11.4.1 Breaking the VHDL Link.....	401
11.4.2 VHDL Reserved Words.....	402
11.4.3 BSDL Reserved Words.....	403
11.4.4 New Numeric Literals .....	403
11.4.5 New "Identifiers".....	403
11.4.6 New Information Tag .....	404
11.4.7 New Port Types .....	404
11.4.8 Standard Use Statement.....	405
11.4.9 Use Statements .....	406
11.4.10 Component Conformance Statement.....	406
11.4.11 New Device Pin Mappings .....	406
11.4.12 Register Access Description.....	407
11.4.13 Boundary Register Specification Changes .....	408
11.4.14 Fixed Boundary Register Description .....	409
11.4.15 New Segmented Boundary Register Description .....	410
11.4.16 New Boundary Register Assembly .....	412
11.4.17 New System Clock Requirements Attribute.....	414
11.4.18 Enhanced Register Description .....	415
11.4.19 New Register Mnemonics Description.....	415
11.4.20 New Register Fields Description.....	417
11.4.21 New Register Assembly Description.....	425
11.4.22 New Register Constraint Description .....	431
11.4.23 New Register and Power Port Association Description .....	433
11.5 The New "Procedural Description Language" (PDL).....	435
11.5.1 The PDL Use Model.....	436
11.5.2 PDL Syntax Definition .....	439
11.5.3 PDL Procedures.....	440

11.5.4	PDL Level-0 Command Reference .....	441
11.5.5	PDL Level-1 Command Reference .....	449
11.5.6	Integrated Example BSDL/PDL.....	452
11.6	Design for IEEE 1149.1 Testability .....	452
<b>12</b>	<b>IEEE 1149.6: The 2015 Revision .....</b>	<b>455</b>
12.1	The 2013 Revision of IEEE Std 1149.1, the Principle Driver .....	455
12.1.1	Intellectual Property Packages.....	456
12.1.2	Register Descriptions.....	456
12.1.3	Register Segmentation.....	457
12.1.4	Initialization Capabilities.....	457
12.1.5	The Addition of PDL Routines.....	457
12.2	Fixes to 1149.6 Driven by Experience .....	457
12.2.1	Voltage Variations, Scaling and Programmability .....	458
12.2.2	Improved Detection of Shorted Capacitors .....	458
12.2.3	On-chip Coupling and Bypassing Thereof .....	459
12.2.4	Allowing EXTEST_PULSE to Not Work on Certain Pins .....	459
12.2.5	SAMPLE Incompatibility.....	460
12.2.6	New AC Boundary Register Cells .....	460
12.3	Changes to BSDL for 1149.6.....	460
12.3.1	Support for IP Packages .....	461
12.3.2	Support for Describing AC Parameters .....	461
12.3.3	Support for Programmable Features.....	462
12.3.4	Support for Boundary Register Segmentation.....	463
12.3.5	Pin Behavior Description (Entity) .....	463
12.3.6	Port Link Description (Package) .....	464
12.3.7	Examples of 1149.6 Package and Entity BSDL .....	464
12.3.8	STD_1149_6_2015.....	466
12.4	PDL Support for Programmable Pins .....	467
12.5	Integrated BSDL-PDL Example .....	469
12.6	Design for IEEE 1149.6-2015 Testability .....	489
<b>Appendix A</b>	<b>BSDL Syntax Specifications .....</b>	<b>491</b>
<b>Appendix B</b>	<b>2013 BSDL Syntax Revisions .....</b>	<b>505</b>
<b>References</b> .....		<b>533</b>
<b>Index</b> .....		<b>541</b>