Sanjai Rayadurgam · Oksana Tkachuk (Eds.)

## NASA Formal Methods

8th International Symposium, NFM 2016 Minneapolis, MN, USA, June 7–9, 2016 Proceedings



## **Contents**

## **Requirements and Architectures**

Temporal Logic Framework for Performance Analysis of Architectures of Systems	a
Ariane Piel, Jean Bourrely, Stéphanie Lala, Sylvain Bertrand, and Romain Kervarc	
On Implementing Real-Time Specification Patterns Using Observers John D. Backes, Michael W. Whalen, Andrew Gacek, and John Komp	19
Contract-Based Verification of Complex Time-Dependent Behaviors in Avionic Systems	34
ARSENAL: Automatic Requirements Specification Extraction from  Natural Language	41
Testing and Run-Time Enforcement	
Assisted Coverage Closure	49
Synthesizing Runtime Enforcer of Safety Properties Under Burst Error Meng Wu, Haibo Zeng, and Chao Wang	65
Compositional Runtime Enforcement	82
Improving an Industrial Test Generation Tool Using SMT Solver	100
The comKorat Tool: Unified Combinatorial and Constraint-Based Generation of Structurally Complex Tests	107

## **Theorem Proving and Proofs**

Automated Synthesis of Safe Autonomous Vehicle Control Under Perception Uncertainty	117
Obfuscator Synthesis for Privacy and Utility  Yi-Chin Wu, Vasumathi Raman, Stéphane Lafortune, and Sanjit A. Seshia	133
Code Generation Using a Formal Model of Reference Counting	150
EventB2Java: A Code Generator for Event-B	166
Application of Formal Methods	
A Formally Verified Checker of the Safe Distance Traffic Rules for Autonomous Vehicles	175
Probabilistic Formal Verification of the SATS Concept of Operation  Muhammad Usama Sardar, Nida Afaq, Khaza Anuarul Hoque, Taylor T. Johnson, and Osman Hasan	191
Formal Translation of IEC 61131-3 Function Block Diagrams to PVS with Nuclear Application	206
Formal Analysis of Extended Well-Clear Boundaries for Unmanned Aircraft	221
Formal Validation and Verification Framework for Model-Based and Adaptive Control Systems	227
Code Generation and Synthesis	
Verifying Relative Safety, Accuracy, and Termination for Program Approximations	237

Contents	XIX
Bandwidth and Wavefront Reduction for Static Variable Ordering in Symbolic Reachability Analysis	255
Gray-Box Learning of Serial Compositions of Mealy Machines	272
Model Checking and Verification	
Specification and Proof of High-Level Functional Properties of Bit-Level Programs	291
Formal Verification of an Executable LTL Model Checker with Partial Order Reduction	307
A Modular Way to Reason About Iteration	322
A Proof Infrastructure for Binary Programs	337
Hierarchical Verification of Quantum Circuits	344
Correctness and Certification	
Semantics for Locking Specifications	355
From Design Contracts to Component Requirements Verification Jing Liu, John D. Backes, Darren Cofer, and Andrew Gacek	373
A Hybrid Architecture for Correct-by-Construction Hybrid Planning and Control	388
Author Index	205