

TABLE OF CONTENTS

Preface	v
Programme Committee	vii
List of Referees	viii
Part I - High-Performance Architectures	
<i>EM-C: Programming with Explicit Parallelism and Locality for EM-4 Multiprocessor</i> Mitsuhsa Sato, Yuetsu Kodama, Shuichi Sakai and Yoshinori Yamaguchi	3
<i>A Fine-Grain Threaded Abstract Machine</i> Jesper Vasell	15
<i>Tradeoffs in the Design of Single Chip Multiprocessors</i> David H. Albonesi and Israel Koren	25
Part II - Code Generation for Multithreaded and Dataflow Architectures	
<i>An Evaluation of Optimized Threaded Code Generation</i> Lucas Roh, Walid A. Najjar, Bhanu Shankar, and A.P. Wim Böhm	37
<i>Functional I-structure, and M-structure Implementations of NAS Benchmark FT</i> S. Sur and W. Böhm	47
<i>The Plan-Do Style Compilation Technique for Eager Data Transfer in Thread-Based Execution</i> M. Yasugi, S. Matsuoka, and A. Yonezawa	57
Part III - Memory and Cache Issues	
<i>A Compiler-Assisted Scheme for Adaptive Cache Coherence Enforcement</i> Trung N. Nguyen, Farnaz Mounes-Toussi, David J. Lilja, and Zhiyuan Li	69
<i>The Impact of Cache Coherence Protocols on Systems using Fine-Grain Data Synchronization</i> David B. Glasco, Bruce A. Delagi, and Michael J. Flynn	79
<i>Towards a Programming Environment for a Computer with Intelligent Memory</i> Abhaya Asthana, Mark Cravatts, and Paul Krzyzanowski	89
Part IV - Distributed Memory Machines	
<i>Communication Analysis for Multicomputer Compilers</i> Inkyu Kim and Michael Wolfe	101

<i>Automatic Data Layout Using 0-1 Integer Programming</i> Robert Bixby, Ken Kennedy, and Ulrich Kremer	111
<i>Processor Tagged Descriptors: A Data Structure for Compiling for Distributed-Memory Multicomputers</i> Ernesto Su, Daniel J. Palermo, and Prithviraj Banerjee	123
Part V - Multi-Level Parallelism	
<i>Resource Spackling: A Framework for Integrating Register Allocation in Local and Global Schedulers</i> David A. Berson, Rajiv Gupta, and Mary Lou Soffa	135
<i>An Approach to Combine Predicated/Speculative Execution for Programs with Unpredictable Branches</i> Mantipragada Srinivas, Alexandru Nicolau, and Vicki H. Allan	147
<i>A PDG-based Tool and its Use in Analyzing Program Control Dependences</i> Chris J. Newburn, Derek B. Noonburg, and John P. Shen	157
Part VI - Compiling for Parallel Machines	
<i>Static Analysis of Barrier Synchronization in Explicitly Parallel Programs</i> Tor E. Jeremiassen and Susan J. Eggers	171
<i>Exploiting the Parallelism Exposed by Partial Evaluation</i> R. Surati and A. A. Berlin	181
<i>Effects of Loop Fusion and Statement Migration on the Speedup of Vector Multiprocessors</i> Mayez Al-Mouhamed and Lubomir Bic	193
Part VII - Logic Languages	
<i>Practical Static Mode Analyses of Concurrent Logic Languages</i> E. Tick	205
<i>Demand-Driven Dataflow for Concurrent Committed-Choice Code</i> Bart Massey and Evan Tick	215
<i>Exploitation of Fine-grain Parallelism in Logic Languages on Massively Parallel Architectures</i> Hiecheol Kim and Jean-Luc Gaudiot	225

Part VIII - Application Specific Architectures

From SIGNAL to fine-grain parallel implementations

Olivier Maffeis and Paul Le Guernic

237

Microcode Generation for Flexible Parallel Target Architectures

Rainer Leupers, Wolfgang Schenk, and Peter Marwedel

247

A Fleng Compiler for PIE64

Hidemoto Nakada, Takuya Araki, Hanpei Koike, and Hidehiko Tanaka

257

Part IX - Functional Languages, Dataflow Models and Implementation

Compiling Higher-Order Functions for Tagged-Dataflow

P. Rondogiannis and W.W. Wadge

269

Dataflow-Based Lenient Implementation of a Functional Language, Valid, on Conventional Multi-processors

Shigeru Kusakabe, Eiichi Takahashi, Rin-ichiro Taniguchi, and Makoto Amamiya

279

Dataflow and Logicflow Models for Defining a Parallel Prolog Abstract Machine

P. Kacsuk

289

Towards a Computational Model for UFO

John Sargeant, Chris Kirkham, and Steve Anderson

299

Part X - Short Papers

Software pipelining: A Genetic Algorithm Approach

V.H. Allan and M.R. O'Neill

311

Parallel Compilation on Associative Computers

Chandra R. Asthagiri and Jerry L. Potter

315

Partitioning of Variables for Multiple-Register-File Architectures via Hypergraph Coloring

A. Capitanio, N. Dutt and A. Nicolau

319

Realizing Parallel Reduction Operations in Sisal 1.2

Scott M. Denton, John T. Feo and Patrick J. Miller

323

<i>An Introduction to Simplex Scheduling</i> Benoît Dupont de Dinechin	327
<i>Speculative Evaluation for Parallel Graph Reduction</i> James S. Mattson Jr. and William G. Griswoldd	331
<i>Toward a General-Purpose Multi-Stream System</i> Avi Mendelson and Bilha Mendelson	335
<i>Representing Control Flow Behaviour of Programs</i> Cyril Meurillon and Ciaran O'Donnell	339
<i>Transformations on Doubly Nested Loops</i> Ron Sass and Matt Mutka	343
<i>A Comparative Study of Data-Flow Architectures</i> David F. Snelling and Gregory K. Egan	347
<i>Progress Report on Porting Sisal to the EM-4 Multiprocessor</i> Andrew Sohn, Lingmian Kong and Mistuhisa Sato	351
<i>Static vs. Dynamic Strategies for Fine-Grain Dataflow Synchronization</i> Jonas Vasell	355
<i>Trace Software Pipelining: A Novel Technique for Parallelization of Loops with Branches</i> Jian Wang, Andreas Krall, M. Anton Ertl and Christine Eisenbeis	359