

## TABLE OF CONTENTS

<b>Introduction:</b> algorithms and parallel VLSI architectures	1
<b>PART 1. PARALLEL ALGORITHMS</b>	
1. Subspace methods in system identification and source localization <i>P.A. Regalia</i>	13
2. Pipelining the inverse updates RLS array by algorithmic engineering <i>J.G. McWhirter and I.K. Proudler</i>	25
3. Hierarchical signal flow graph representation of the square-root covariance Kalman filter <i>D.W. Brown and F.M.F. Gaston</i>	37
4. A systolic algorithm for block-regularized RLS identification <i>J. Schier</i>	49
5. Numerical analysis of a normalised RLS filter using a probability description of propagated data <i>J. Kadlec</i>	61
6. Adaptive approximate rotations for computing the symmetric EVD <i>J. Götze and G.J. Hekstra</i>	73
7. Parallel implementation of the double bracket matrix flow for eigenvalue-eigenvector computation and sorting <i>N. Sazena and J.J. Clark</i>	85
8. Parallel block iterative solvers for heterogeneous computing environments <i>M. Arioli, A. Drummond, I.S. Duff and D. Ruiz</i>	97
9. Efficient VLSI architecture for residue to binary converter <i>G.C. Cardarilli, R. Lojacono, M. Re and M. Salerno</i>	109

## PART 2. PARALLEL ARCHITECTURES

- |  |     |
|--|-----|
| 10. A case study in algorithm-architecture codesign: hardware-accelerator for long integer arithmetic<br><i>C. Riem, J. König and L. Thiele</i>  | 119 |
| 11. An optimisation methodology for mapping a diffusion algorithm for vision into a modular and flexible array architecture<br><i>J. Rosseel, F. Catthoor, T. Gijbels, P. Six, L. Van Gool and H. De Man</i> | 131 |
| 12. A scalable design for dictionary machines<br><i>T. Duboux, A. Ferreira and M. Gastaldo</i>   | 143 |
| 13. Systolic implementation of Smith and Waterman algorithm on a SIMD coprocessor<br><i>D. Archambaud, I. Saraiva Silva and J. Penné</i>   | 155 |
| 14. Architecture and programming of parallel video signal processors<br><i>K. Vissers, G. Essink, P. van Gerwen, P. Janssen, O. Popp, E. Riddersma, H. Veendrick</i>   | 167 |
| 15. A highly parallel single-chip video signal processor<br><i>K. Rönner, J. Kneip and P. Pirsch</i>   | 179 |
| 16. A memory efficient, programmable multi-processor architecture for real-time motion estimation type algorithms<br><i>E. De Greef, F. Catthoor and H. De Man</i>   | 191 |
| 17. Instruction-level parallelism in asynchronous processor architectures<br><i>D.K. Arvind and V.E.F. Rebello</i>   | 203 |
| 18. High speed wood inspection using a parallel VLSI architecture<br><i>M. Hall and A. Aström</i>  | 215 |
| 19. CONVEX exemplar systems : scalable parallel processing<br><i>J. van Kats</i>   | 227 |

20. Modelling the 2-D FCT on a multiprocessor system  
*C.A. Christopoulos, A.N. Skodras and J. Cornelis* 235
21. Parallel grep  
*J. Champeau, L. Le Pape and B. Pottier* 245

### PART 3. PARALLEL COMPILATION

22. Compiling for massively parallel architectures: a perspective  
*P. Feautrier* 259
23. DIV, FLOOR, CEIL, MOD and STEP functions in nested loop programs  
and linearly bounded lattices  
*P. Held and A.C.J. Kienhuis* 271
24. Uniformisation techniques for reducible integral recurrence equations  
*L. Rapanotti and G.M. Megson* 283
25. HOPP - A higher-order parallel programming model  
*R. Rangaswami* 295
26. Design by transformation of synchronous descriptions  
*G. Durrieu and M. Lemaitre* 307
27. Heuristics for evaluation of array expressions on state of the art massively  
parallel machines  
*V. Bouchitté, P. Boulet, A. Darté and Y. Robert* 319
28. On factors limiting the generation of efficient compiler-parallelized programs  
*M.R. Werth and P. Feautrier* 331
29. From dependence analysis to communication code generation: the 'look  
forwards' model  
*C. Reffay and G.-R. Perrin* 341

30. Mapping complex image processing algorithms onto heterogeneous multi-processors regarding architecture dependent performance parameters <i>M. Schwiegershausen, M. Schönfeld and P. Pirsch</i>	353
31. Optimal communication for a graph based DSP silicon compiler <i>H.-K. Kim</i>	365
32. Resource-constrained software pipelining for high-level synthesis of DSP systems <i>F. Sánchez and J. Cortadella</i>	377
33. A portable testbed for evaluating different approaches to distributed logic simulation <i>P. Luksch</i>	389
34. A simulator for optical parallel computer architectures <i>N. Langloh, H. Sahli, A. Damianakis, M. Mertens and J. Cornelis</i>	401
Authors index	413