

## TABLE OF CONTENTS

	1991 KEYNOTE ADDRESS.....	1
	<i>Joseph B. Costello</i>	
	<b>Session 1: Application of Mixed Integer Linear Programming to High-Level Synthesis</b> (Chair: M. McFarland, SJ; Organizers: E. Girczyz, M. McFarland, SJ)	
1.1	Simultaneous Scheduling and Allocation for Cost Constrained Optimal Architectural Synthesis.....	2
	<i>Catherine H. Gebotys and Mohamed I. Elmasry</i>	
1.2	Synthesis of Application-Specific Multiprocessor Architectures .....	8
	<i>Shiv Prakash and Alice C. Parker</i>	
1.3	Constraint Improvements for MILP-Based Hardware Synthesis.....	14
	<i>Lou Hafer</i>	
	<b>Session 2: Circuit and Timing Simulation</b> (Chair: R. Saleh; Organizers: R. Saleh, A. Strojwas)	
2.1	ILLIADS: A New Fast MOS Timing Simulator Using Direct Equation-Solving Approach .....	20
	<i>Y.-H. Shih and S. M. Kang</i>	
*2.2	ADAPTS: A Digital Transient Simulation Strategy for Integrated Circuits.....	26
	<i>Alexander D. Stein, Tuyen V. Nguyen, Binay J. George and Ronald A. Rohrer</i>	
2.3	Efficient Simulation of Bipolar Digital ICs .....	32
	<i>Chandramouli Visweswariah and Ronald A. Rohrer</i>	
	<b>Session 3: PANEL:</b> <b>Global Strategies for Electronic Design</b> (Chair: H. Jones; Organizer: D. Wanat)	
	Panel Members: Thomas Bruggere, Wilfred Corrigan, Joseph Costello, John East, Susumu Kohyama, Edward McCracken .....	38
	<b>Session 4: Multi-Layer Area Routing</b> (Chair: U. Lauther; Organizers: U. Lauther, K. Hirakawa)	
4.1	Topological Routing in SURF: Generating a Rubber-Band Sketch .....	39
	<i>Wayne Wei-Ming Dai, Tal Dayan and David Staepelaere</i>	
4.2	Routability of a Rubber-Band Sketch .....	45
	<i>Wayne Wei-Ming Dai, Raymond Kong and Masao Sato</i>	
4.3	Novel Routing Schemes for IC Layout Part I: Two-Layer Channel Routing .....	49
	<i>Deborah C. Wang</i>	
4.4	A New Hypergraph Based Rip-Up and Reroute Strategy.....	54
	<i>Manuela Raith and Marc Bartholomeus</i>	
4.5	Constrained Via Minimization with Practical Considerations for Multi-Layer VLSI/PCB Routing Problems .....	60
	<i>Sung-Chuan Fang, Kuo-En Chang, Wu-Shiung Feng, and Sao-Jie Chen</i>	
	<b>Session 5: Synthesis and Delay Testing</b> (Chair: K. Keutzer; Organizers: K. T. Cheng, T. W. Williams)	
5.1	Logic Synthesis For Efficient Pseudoexhaustive Testability.....	66
	<i>Andrzej Krasniewski</i>	
5.2	Correlation-Reduced Scan-path Design To Improve Delay Fault Coverage .....	73
	<i>Weiwei Mao and Michael D. Ciletti</i>	

5.3	Robust Delay-Fault Test Generation and Synthesis for Testability Under A Standard Scan Design Methodology .....	80
	<i>Kwang-Ting Cheng, Srinivas Devadas and Kurt Keutzer</i>	
*5.4	The Interdependence Between Delay-Optimization of Synthesized Networks and Testing .....	87
	<i>T. W. Williams, Bill Underwood and M. R. Mercer</i>	

**Session 6: Technology Mapping**  
(Chair: R. Rudell; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)

6.1	A Technology Mapping Method Based On Perfect And Semi-Perfect Matchings .....	93
	<i>M. Crastes, K. Sakouti and G. Saucier</i>	
*6.2	Layout Driven Technology Mapping .....	99
	<i>Massoud Pedram and Narasimha Bhat</i>	
6.3	An ECL Logic Synthesis System .....	106
	<i>Van Morgan and David Gregory</i>	
6.4	Timing Optimization on Mapped Circuits .....	112
	<i>Ko Yoshikawa, Hiroshi Ichiryu, Hisato Tanishita, Sigenobu Suzuki, Nobuyoshi Nomizu and Akira Kondoh</i>	

**Session 7: Design Automation in the Soviet Union: History and Status**  
(Chair: E. Horbst; Organizer: A. R. Newton)

Presenter: Gennady G. Kazyonov .....	118
--------------------------------------	-----

**Session 8: PANEL:**  
**Implementing the Vision: Electronic Design in the 1990's**  
(Chair: A. Rappaport; Organizer: D. Wanat)

Panel Members: Andy Bechtolsheim, John Darringer, Aart de Geus, Satoshi Goto, Alain Hanover, Egon Horbst, Gennady Kazyonov .....	119
---	-----

**Session 9: Over the Cell Channel Routing**  
(Chair: F. M. Johannes; Organizer: U. Lauther)

*9.1	Channel Density Reduction By Routing Over The Cells.....	120
	<i>Min-Siang Lin, Hourng-Wern Perng, Chi-Yi Hwang and Youn-Long Lin</i>	
9.2	New Algorithm for Over-the-Cell Channel Routing Using Vacant Terminals .....	126
	<i>Nancy D. Holmes, Naveed A. Sherwani and Majid Sarrafzadeh</i>	
9.3	Routing the 3-D Chip .....	132
	<i>Richard J. Enbody, Gary Lynn and Kwee Heong Tan</i>	

**Session 10: Fault Simulation**  
(Chair: E. Uriche; Organizers: K. T. Cheng, T. W. Williams)

10.1	Algorithms for Fast, Memory Efficient Switch-Level Fault Simulation .....	138
	<i>E. Vandris and G. Sobelman</i>	
10.2	A System for Fault Diagnosis and Simulation of VHDL Descriptions .....	144
	<i>Vijay Pitchumani, Pankaj Mayor and Nimish Radia</i>	
10.3	Sequential Circuit Fault Simulation by Fault Information Tracing Algorithm: FIT.....	151
	<i>Yoshihiro Kitamura</i>	
10.4	Parallel Test Generation for Sequential Circuits on General-Purpose Multiprocessors .....	155
	<i>Srinivas Patil, Prithviraj Banerjee and Janak H. Patel</i>	
10.5	Creator: General and Efficient Multilevel Concurrent Fault Simulation .....	160
	<i>P. L. Montessoro and S. Gai</i>	

**Session 11: Sequential Synthesis**  
(Chair: S. Malik; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)

11.1	On Removing Redundancy in Sequential Circuits.....	164
	<i>Kwang-Ting Cheng</i>	
11.2	A Framework for Satisfying Input and Output Encoding Constraints.....	170
	<i>Alexander Saldanha, Tiziano Villa, Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli</i>	
11.3	A Unified Approach to Input-Output Encoding for FSM State Assignment.....	176
	<i>Maciej J. Ciesielski, Jia-Jye Shen and Marc Davio</i>	
11.4	FSM Decomposition Revisited: Algebraic Structure Theory Applied to MCNC Benchmark FSMs .....	182
	<i>Martin Geiger and Thomas Müller-Wipperfurth</i>	

**Session 12: PANEL:**  
**Intellectual Property**  
(Chair: M. McFarland, SJ)

Panel Members: Daniel Appelman, Srinivas Devadas, Aart de Geus .....	186
--	-----

**Session 13: Leading-Edge Design Systems**  
(Chair: T. Kozawa; Organizers: D. Hill, E. Yoffa)

13.1	A CAD System for the Design of Field Programmable Gate Arrays .....	187
	<i>Dwight D. Hill</i>	
* 13.2	Basic Concepts of Timing-oriented Design Automation for High-performance Mainframe Computers.....	193
	<i>Hidekazu Terai, Fumio Goto, Katsuro Wakai, Tokinori Kozawa, Mitsugu Edagawa, Satoshi Hososaka and Masahiro Hashimoto</i>	
* 13.3	SIDECAR Design Support for Reliability .....	199
	<i>Charles R. Yount and Daniel P. Siewiorek</i>	

**Session 14: Improving Simulator Performance**  
(Chair: P. M. Maurer; Organizers: R. Bryant, R. Saleh)

14.1	Automatic Generation of Compiled Simulations through Program Specialization .....	205
	<i>Wing Yee Au, Daniel Weise and Scott Seligman</i>	
14.2	Accelerating Switch-Level Simulation by Function Caching.....	211
	<i>Larry G. Jones</i>	
14.3	Utilizing Logic Information in Multi-Level Timing Simulation .....	215
	<i>Marko P. Chew and Andrzej J. Strojwas</i>	
14.4	Mapping switch-level simulation onto gate-level hardware accelerators .....	219
	<i>Alok Jain and Randal E. Bryant</i>	
14.5	Breaking the Barrier of Parallel Simulation of Digital Systems .....	223
	<i>Jack V. Briner, Jr., John L. Ellis and Gershon Kedem</i>	

**Session 15: Synthesis for Programmable Gate Arrays**  
(Chair: A. ElGamal; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)

15.1	Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs.....	227
	<i>Robert Francis, Jonathan Rose and Zvonko Vranesic</i>	
15.2	Technology Mapping for Electrically Programmable Gate Arrays .....	234
	<i>Silvia Ercolani and Giovanni De Micheli</i>	
15.3	Xmap: A Technology Mapper for Table-lookup Field-Programmable Gate Arrays.....	240
	<i>Kevin Karplus</i>	
15.4	Amap: A Technology Mapper for Selector-based Field-Programmable Gate Arrays.....	244
	<i>Kevin Karplus</i>	
15.5	A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility .....	248
	<i>Nam-Sung Woo</i>	

**Session 16: PANEL:  
What is Design for Manufacturability (DFM)?  
(Chair: W. Maly)**

Panel Members: P. Chatterjee, W. R. Griffin, J. Grupp, J. Plummer, S. Tewksbury, P. Verhofstadt .....252

**Session 17: Layout Systems  
(Chair: E. Yoffa; Organizers: R. Rutenbar, E. Yoffa)**

- 17.1 Timing- and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design .....253  
*Yasushi Ogawa, Tsutomu Itoh, Yoshio Miki, Tatsuki Ishii, Yasuo Sato and Reiji Toyoshima*
- 17.2 Object Oriented Lisp Implementation of the CHEOPS VLSI Floor Planning and Routing System .....259  
*Christian Masson, Remy Escassut, Denis Barbier, Daniel Winer and Gregory Chevallier*
- 17.3 Benchmarks for Layout Synthesis—Evolution and Current Status .....265  
*Krzysztof Koźmiński*

**Session 18: Design for Testability and Built In Self Test  
(Chair: T. W. Williams; Organizers: K. T. Cheng, T. W. Williams)**

- 18.1 A Design for Testability Scheme with Applications to Data Path Synthesis .....271  
*Scott Chiu and Christos A. Papachristou*
- 18.2 Enhanced Controllability for  $I_{DDQ}$  Test Sets Using Partial Scan .....278  
*Tapan J. Chakraborty, Sudipta Bhawmik, Robert Bencivenga and C. J. Lin*
- 18.3 ATPG Based on a Novel Grid-Addressable Latch Element .....282  
*Susheel J. Chandra, Tom Ferry, Tushar Gheewala and Kerry Pierce*
- 18.4 Graph Partitioning for Concurrent Test Scheduling in VLSI Circuit .....287  
*Chien-In Henry Chen*
- 18.5 Delay Test Effectiveness Evaluation of LSSD-Based VLSI Logic Circuits .....291  
*David M. Wu and Charles E. Radke*

**Session 19: Synthesis of Asynchronous Circuits  
(Chair: T. Chu; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)**

- 19.1 Automatic Synthesis of Asynchronous Circuits .....296  
*Kuan-Jen Lin and Chen-Shang Lin*
- \*19.2 Algorithms for synthesis of hazard-free asynchronous circuits .....302  
*L. Lavagno, K. Keutzer and A. Sangiovanni-Vincentelli*
- 19.3 Synthesis of Multiple-Input Change Asynchronous Finite State Machines .....309  
*Maureen Ladd and William P. Birmingham*

**Session 20: PANEL:  
Framework Standards: How Important Are They?  
(Chair: A. R. Newton; Organizer: D. Wanat)**

Panel Members: Jayaram Baht, Matt Goldstein, Andy Graham, Takahide Inoue, Thanasis Kalekos, Bernd Steinmüller, Drew Wade, Mitch Weaver .....315

**Session 21: Global Considerations in Routing  
(Chair: G. Saucier; Organizer: U. Lauther)**

- 21.1 A Global Router Using An Efficient Approximate Multicommodity Multiterminal Flow Algorithm .....316  
*Robert C. Carden IV and Chung-Kuan Cheng*
- 21.2 High-Performance Clock Routing Based on Recursive Geometric Matching .....322  
*Andrew Kahng, Jason Cong, and Gabriel Robins*

21.3	On Minimizing the Number of L-Shaped Channels .....	328
	<i>Yang Cai and D. F. Wong</i>	
21.4	A General Multi-Layer Area Router .....	335
	<i>Mohankumar Guruswamy and D. F. Wong</i>	

**Session 22: Test Pattern Generation**  
(Chair: K. T. Cheng; Organizers: K. T. Cheng, T. W. Williams)

22.1	On Achieving A Complete Fault Coverage for Sequential Machines Using the Transition Fault Model.....	341
	<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
22.2	Generation of Correlated Random Patterns for the Complete Testing of Synthesized Multi-Level Circuits.....	347
	<i>Stephen Pateras and Janusz Rajski</i>	
22.3	A Transitive Closure Based Algorithm for Test Generation.....	353
	<i>Srimat T. Chakradhar and Vishwani D. Agrawal</i>	
22.4	A Synthesis-Based Test Generation and Compaction Algorithm for Multifaults .....	359
	<i>Srinivas Devadas, Kurt Keutzer and Sharad Malik</i>	

**Session 23: Datapath and Control Synthesis**  
(Chair: M. Lightner; Organizers: G. De Micheli, M. Lightner)

*23.1	Control Optimization Based on Resynchronization of Operations.....	366
	<i>David C. Ku, Dave Filo and Giovanni De Micheli</i>	
23.2	A Unified Approach for the Synthesis of Self-Testable Finite State Machines.....	372
	<i>Bernhard Eschermann and Hans-Joachim Wunderlich</i>	
23.3	A Data Path Synthesis Method for Self-Testable Designs.....	378
	<i>Christos A. Papachristou, Scott Chiu and Haidar Harmanani</i>	
23.4	Automated Micro-Roll-Back Self-Recovery Synthesis .....	385
	<i>Vijay Raghavendra and Chidchanok Lursinsap</i>	

**Session 24: Formal Design Verification**  
(Chair: J. C. Madre; Organizers: R. Bryant, A. Sangiovanni-Vincentelli)

24.1	Proof-Aided Design of Verified Hardware .....	391
	<i>Holger Busch and Gerd Venzl</i>	
24.2	Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation .....	397
	<i>Randal E. Bryant, Derek L. Beaty and Carl-Johan H. Seger</i>	
24.3	Representing Circuits More Efficiently in Symbolic Model Checking .....	403
	<i>J. R. Burch, E. M. Clarke and D. E. Long</i>	
24.4	Using BDDs to Verify Multipliers.....	408
	<i>Jerry R. Burch</i>	
24.5	Breadth-First Manipulation of SBDD of Boolean Functions for Vector Processing.....	413
	<i>Hiroyuki Ochi, Nagisa Ishiura and Shuzo Yajima</i>	
24.6	Heuristics to Compute Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams...417	
	<i>Kenneth M. Butler, Don E. Ross, Rohit Kapur and M. Ray Mercer</i>	

**Session 25: Partitioning and Placement**  
(Chair: C. Sechen; Organizers: B. Preas, R. Rutenbar)

*25.1	A General Purpose Multiple Way Partitioning Algorithm.....	421
	<i>Ching-Wei Yeh, Chung-Kuan Cheng and Ting-Ting Y. Lin</i>	
*25.2	Analytical Placement: A Linear or a Quadratic Objective Function?.....	427
	<i>Georg Sigl, Konrad Doll and Frank M. Johannes</i>	
25.3	Branch-and-Bound Placement for Building Block Layout .....	433
	<i>Hidetoshi Onodera, Yo Taniguchi and Keikichi Tamaru</i>	

**Session 26: Testability Analysis**  
(Chair: M. R. Mercer; Organizers: K. T. Cheng, T. Williams)

26.1	A Probabilistic Testability Measure for Delay Faults.....	440
	<i>Wen Ching Wu and Chung Len Lee</i>	
26.2	Testability of Asynchronous Timed Control Circuits with Delay Assumptions .....	446
	<i>Peter A. Beerel and Teresa H.-Y. Meng</i>	
26.3	A Branching Process Model for Observability Analysis of Combinational Circuits .....	452
	<i>Sarma Sastry and Amitava Majumdar</i>	

**Session 27: Logic Optimization**  
(Chair: R. K. Brayton; Organizers: M. Lightner, A. Sangiovanni-Vincentelli)

27.1	A Resynthesis Approach for Network Optimization .....	458
	<i>Kuang-Chien Chen, Yusuke Matsunaga, Saburo Muroga and Masahiro Fujita</i>	
27.2	Logic Optimization of MOS Networks.....	464
	<i>Johnson Chan Limqueco and Saburo Muroga</i>	
27.3	Logic Minimization using Two-column Rectangle Replacement.....	470
	<i>Søren Søe and Kevin Karplus</i>	

**Session 28: PANEL:**  
**Are Formal Methods in Design For Real?**  
(Chair: G. Venzl)

Panel Members: Dominique Borrione, Randal Bryant, Jean Christophe Madre, David May, Gerald Musgrave, Alberto Sangiovanni-Vincentelli.....	474
--	-----

**Session 29: Module Generators**  
(Chair: K. Hirakawa; Organizers: G. De Micheli, K. Hirakawa)

29.1	Flexible Transistor Matrix (FTM).....	475
	<i>King C. Ho and Sarma Sastry</i>	
29.2	An Efficient Layout Style For 2-Metal CMOS Leaf Cells And Their Automatic Generation .....	481
	<i>Chi-Yi Hwang, Yung-Ching Hsieh, Youn-Long Lin and Yu-Chin Hsu</i>	
29.3	Exact Width and Height Minimization of CMOS Cells .....	487
	<i>Robert L. Maziasz and John P. Hayes</i>	

**Session 30: CAD for Analog Cells and ICs**  
(Chair: R. A. Rutenbar; Organizers: R. Rutenbar, R. Saleh)

30.1	Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time .....	494
	<i>Scott D. Huss and Ronald S. Gyurcsik</i>	
30.2	Generation of Performance Sensitivities for Analog Cell Layout .....	500
	<i>George Gad-El-Karim and Ronald S. Gyurcsik</i>	
30.3	A Constraint Based Approach to Automatic Design of Analog Cells .....	506
	<i>L.-O. Donzelle, P.-F. Dubois, B. Hennion, J. Parissis and P. Senn</i>	
30.4	A Layout Improvement Method Based on Constraint Propagation for Analog LSI's .....	510
	<i>Masato Mogaki, Naoki Kato, Naomi Shimada and Yuriko Yamada</i>	

**Session 31: Interfacing to High-Level Synthesis: Above and Below**  
(Chair: R. A. Walker; Organizers: E. Girczyc, M. McFarland, SJ)

31.1	CHOP: A Constraint-Driven System-Level Partitioner .....	514
	<i>Kayhan Küçükçakar and Alice C. Parker</i>	

31.2	Industrial Extensions to University High Level Synthesis Tools: Making It Work in the Real World.....	520
	<i>Thomas E. Fuhrman</i>	
31.3	Bridging High-Level Synthesis to RTL Technology Libraries.....	526
	<i>Nikil D. Dutt and James R. Kipps</i>	
31.4	The Effects of Physical Design Characteristics on the Area-Performance Tradeoff Curve.....	530
	<i>Alice C. Parker, Pravit Gupta and Agha Hussain</i>	

**Session 32: Critical Path Analysis of Logic Gate Networks**  
(Chair: P. McGeer; Organizers: R. Bryant, G. De Micheli)

32.1	An Efficient Parallel Critical Path Algorithm.....	535
	<i>Li-Ren Liu, David H. C. Du and Hsi-Chuan Chen</i>	
32.2	Incremental Techniques for the Identification of Statically Sensitizable Critical Paths.....	541
	<i>Yun-Cheng Ju and Resve A. Saleh</i>	
32.3	Critical Path Selection for Performance Optimization.....	547
	<i>Hsi-Chuan Chen, David H. C. Du and Li-Ren Liu</i>	
32.4	Timing Verification on a 1.2M-Device Full-Custom CMOS Design.....	551
	<i>Jengwei Pan, Larry Biro, Joel Grodstein, Bill Grundmann and Yao-Tsung Yen</i>	

**Session 33: Timing Modeling of Interconnect**  
(Chair: M. Horowitz; Organizers: R. Bryant, G. De Micheli)

*33.1	RICE: Rapid Interconnect Circuit Evaluator.....	555
	<i>Curtis L. Ratzlaff, Nanda Gopal and Lawrence T. Pillage</i>	
33.2	A New Nonlinear Driver Model for Interconnect Analysis.....	561
	<i>Vivek Raghavan and Ronald A. Rohrer</i>	
33.3	Propagation Delay Calculation for Interconnection Nets on Printed Circuit Boards by Reflected Waves.....	567
	<i>Heinz Mattes, Wolfgang Weisenseel, Gerhard Bischof and Reimund Dachauer</i>	

**Session 34: Technology CAD**  
(Chair: S. Nassif; Organizers: R. Saleh, A. Strojwas)

34.1	Linking TCAD to EDA—Benefits and Issues.....	573
	<i>G. Chin, W. Dietrich, Jr., D. Boning, A. Wong, A. Neureuther and R. Dutton</i>	
34.2	A Semiconductor Wafer Representation Database and Its Use in the PREDITOR Process Editor and Statistical Simulator.....	579
	<i>D. M. H. Walker, C. S. Kellen, and A. J. Strojwas</i>	
34.3	GOALSERVER: A Multiobjective Design Optimization Tool for IC Fabrication Process.....	585
	<i>Lifeng Wu, Zhilian Yang, Zhiping Yu and Zhijian Li</i>	

**Session 35: Synthesis of High-Performance Systems**  
(Chair: P. Michel; Organizers: E. Girczyc, M. McFarland, SJ)

35.1	Data-Path Synthesis Using Path Analysis.....	591
	<i>Reinaldo A. Bergamaschi, Raul Camposano and Michael Payer</i>	
*35.2	Cathedral-III: Architecture-Driven High-Level Synthesis for High Throughput DSP Applications.....	597
	<i>Stefaan Note, Werner Geurts, Francky Catthoor and Hugo De Man</i>	
35.3	Data-Path Scheduling for Two-Level Pipelining.....	603
	<i>C. Y. Roger Chen and Michael Z. Moricz</i>	
35.4	Relevant Issues in High-Level Connectivity Synthesis.....	607
	<i>Barry M. Pangrle, Forrest D. Brewer, Donald A. Lobo and Andrew Seawright</i>	

Session 36: PANEL:  
Testability Solutions: Who Really Wants Them?  
(Chair: A. Sangiovanni-Vincentelli)

Panel Members: Vishwani Agrawal, Tushar Gheewala, Ken Okin, Rob Walker, Tom Williams .....611

Session 37: Placement for Performance Optimization  
(Chair: M. Burstein; Organizers: B. Preas, R. Rutenbar)

37.1	<b>Tutorial:</b> The Role of Timing Verification in Layout Synthesis .....612 <i>Jacques Benkoski and Andrzej J. Strojwas</i>
37.2	An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement.....620 <i>Ren-Song Tsay and Juergen Koehl</i>
37.3	A Fast Physical Constraint Generator for Timing Driven Layout .....626 <i>Wing K. Luk</i>
37.4	Dynamic Prediction of Critical Paths And Nets For Constructive Timing-Driven Placement.....632 <i>Suphachai Sutanthavibul and Eugene Shragowitz</i>
37.5	An Algorithm for Performance-Driven Initial Placement of Small-Cell ICs .....636 <i>Arvind Srinivasan</i>
37.6	Placement for Clock Period Minimization With Multiple Wave Propagation .....640 <i>Donald A. Joy and Maciej J. Ciesielski</i>

Session 38: Extending the Functionality of Discrete Simulation  
(Chair: R. E. Bryant; Organizers: R. Bryant, R. Saleh)

38.1	Transition Density, A Stochastic Measure of Activity in Digital Circuits.....644 <i>Farid N. Najm</i>
*38.2	Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits .....650 <i>Yutaka Deguchi, Nagisa Ishiura and Shuzo Yajima</i>
38.3	OESim: A Simulator for Timing Behavior .....656 <i>Tod Amon and Gaetano Borriello</i>
38.4	CLOVER: A Timing Constraints Verification System.....662 <i>Dimitris Doukas and Andrea S. LaPaugh</i>

Session 39: Scheduling in High-Level Synthesis I  
(Chair: D. Gajski; Organizers: E. Girczyc, M. McFarland, SJ)

39.1	3D Scheduling: High-Level Synthesis with Floorplanning .....668 <i>Jen-Pin Weng and Alice C. Parker</i>
39.2	Bottom Up Synthesis Based on Fuzzy Schedules.....674 <i>Tai A. Ly and Jack T. Mowchenko</i>
39.3	Fast and Near Optimal Scheduling in Automatic Data Path Synthesis.....680 <i>In-Cheol Park and Chong-Min Kyung</i>
39.4	Empirical Evaluation of Some High-Level Synthesis Scheduling Heuristics .....686 <i>Rajiv Jain, Ashutosh Mujumdar, Alok Sharma and Hueymin Wang</i>
39.5	Sizing Synchronization Queues: A Case Study in Higher Level Synthesis.....690 <i>Tod Amon and Gaetano Borriello</i>

Session 40: Frameworks  
(Chair: J. Mermet; Organizers: D. Hill, E. Yoffa)

*40.1	The MCC CAD Framework Methodology Management System.....694 <i>Wayne Allen, Douglas Rosenthal and Kenneth Fiduk</i>
40.2	A Configuration Management System in a Data Management Framework .....699 <i>Steve Banks, Catherine Bunting, Russ Edwards, Laura Fleming and Peter Hackett</i>



40.3	Design Version Management in the GARDEN Framework.....	704
	<i>Flávio R. Wagner and Arnaldo H. Viegas de Lima</i>	
40.4	Design Flow Management in the NELSYS CAD Framework.....	711
	<i>K. O. ten Bosch, P. Bingley and P. van der Wolf</i>	

**Session 41: Geometric Algorithms**  
(Chair: D. Boyer; Organizers: D. Hill, K. Hirakawa)

41.1	REX—A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis .....	717
	<i>Jerry P. Hwang</i>	
41.2	A New Approach to Hierarchical Adaptation Using Sequence-Control Based on Cell Interactions .....	723
	<i>Matthias C. Utesch</i>	
41.3	A Two-Dimensional Topological Compactor With Octagonal Geometry .....	727
	<i>Paul de Dood, John Wawrzyniek, Erwin Liu and Roberto Suaya</i>	
41.4	VLSI Layout Compaction Using Radix Priority Search Trees .....	732
	<i>Andrew J. Harrison</i>	
41.5	On Minimal Closure Constraint Generation for Symbolic Cell Assembly.....	736
	<i>Debaprosad Dutt and Chi-Yuan Lo</i>	

**Session 42: Transmission Line and Interconnect Simulation**  
(Chair: K. Kundert; Organizers: R. Saleh, A. Strojwas)

*42.1	Efficient Transient Simulation of Lossy Interconnect .....	740
	<i>Jaijeet S. Roychowdhury and Donald O. Pederson</i>	
42.2	A Transmission Line Simulator for GaAs Integrated Circuits.....	746
	<i>J. S. Barkatullah and S. Chowdhury</i>	
42.3	Modeling and Simulation of High-Frequency Integrated Circuits Based on Scattering Parameters .....	752
	<i>A. T. Yang, C. H. Chan, J. T. Yao, R. R. Daniels and J. P. Harrang</i>	

**Session 43: Scheduling in High-Level Synthesis II**  
(Chair: G. De Micheli; Organizers: G. De Micheli, M. Lightner)

43.1	Minimizing The Number of Delay Buffers In The Synchronization Of Pipelined Systems .....	758
	<i>X. Hu, R. G. Harber and S. C. Bass</i>	
43.2	Scheduling for Functional Pipelining and Loop Winding .....	764
	<i>Cheng-Tsung Hwang, Yu-Chin Hsu and Youn-Long Lin</i>	
43.3	Incremental Tree Height Reduction For High Level Synthesis .....	770
	<i>Alexandru Nicolau and Roni Potasman</i>	
43.4	Redundant Operator Creation: A Scheduling Optimization Technique.....	775
	<i>Donald A. Lobo and Barry M. Pangrle</i>	

**Session 44: PANEL:**  
**Will the Field-Programmable Gate Array Replace the Mask-Programmable Gate Array?**  
(Chair: J. Rose)

Panel Members: Ewald Detjens, Jonathan Greene, Wayne Spence, Steve Trimberger	
Ed Vopni, Rob Walker .....	779