

NINTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM

SESSION 1: KEYNOTE SESSION

Thomas Sanders, *General Chairman*

James Freedman, *Technical Program Chairman*

Theme: United States Microelectronics Competitiveness for the 1990's

Guest Speakers:

Dr. Ian Ross, *President, AT&T Bell Laboratories*
Chairman, National Advisory Committee on Semiconductors

Mr. Larry Sumney, *President, Semiconductor Research Corporation*

Dr. John A. White, *Assistant Director for Engineering, National Science Foundation*

Dr. Turner Hasty, *Chief Operating Officer, SEMATECH*

Dr. David Hodges, *Dean, School of Engineering, University of California, Berkeley, California*

SESSION 2: UNIVERSITY/GOVERNMENT/INDUSTRY PROGRAMS

Co-Chairmen: John Blasingame, Tom Wade

Linking university research to microelectronics manufacturing: Harris Semiconductor's approach to technology transfer — <i>T. L. Haycock</i>	1
Cooperative research and technology transfer— <i>R. Lucic</i>	7
Bringing high technology to low technology industry— <i>K. Perusich and G. Michael</i>	13
Clearinghouse for undergraduate microelectronics education: What have we learned? — <i>B. L. MacDonald, D. J. Cunningham, and R. B. Gold</i>	19
EUROSYSTEMS—An industry/university advanced system design education project— <i>P. Pöchmüller, M. Glesner, and P. Windirsch</i>	24
University/government/industry program in analog/digital integrated circuits— <i>Y. Shamash and R. Massengale</i>	29
Low dielectric constant interconnect technology—A paradigm for interdisciplinary industry-university programs— <i>R. J. Gutmann and R. Isaac</i>	33
A joint industry-university CIM project for university microelectronics manufacturing — <i>L. F. Fuller, C. Karacal, T. J. Van Denbosch, S. Slagsvol, and M. Poponiak</i>	37

SESSION 3: MICROELECTRONICS EDUCATION

Co-Chairmen: Dave Kerns, Lynn Fuller

The Microelectronics Manufacturing Engineering Program at Rensselaer Polytechnic Institute — <i>J. B. Hudson and R. J. Gutmann</i>	41
Fast-turn IC prototyping for university education and research— <i>D. J. Cunningham and R. B. Gold</i>	44
Development of poly-gate NMOS process for research and teaching— <i>D. S. Langford, K. J. Rambo, R. M. Fox, T. Bach, and C. Paneda</i>	48
An ion-implanted N-well bipolar process for university analog integrated circuit fabrication — <i>A. R. LaPietra and L. F. Fuller</i>	54
A process design course utilizing micromechanical devices— <i>M. Lu and M. A. Schmidt</i>	60
CAPE-VLSI implementation of a systolic processor array: Architecture, design and testing — <i>N. D. Hemkumar, K. Kota, and J. R. Cavallaro</i>	64
VLSI microprocessor design for classroom instruction — <i>J. E. Varrientos and A. Rys</i>	70
A cost analysis of operating a large integrated circuit laboratory at Rochester Institute of Technology— <i>L. F. Fuller, S. P. Blondell, and J. Tierney</i>	76

SESSION 4: TEST and EVALUATION

Co-Chairmen: Jeff Coriale, Tom Haycock

Electrical characterization of polysilicon surface roughness in double polysilicon EPROMS— <i>R. Turkman</i>	79
Characterization of ULSI gate oxide reliability using substrate and channel electron injection stresses— <i>T. Nishida, S. E. Thompson, J. T. Kavalieros, Y. Lu, and M. K. Han</i>	84
Current conduction in thermally grown thin SiO ₂ films— <i>Y. L. Chiou, C. H. Sow, G. Li, J. P. Gambino, and P. J. Tsang</i>	89
Thermal self-limiting effects in the long-term AC stress on n-channel LDD MOSFETs— <i>M. Lee, S. S. B. Or, N. Hwang, L. Forbes, W. Haddad, and W. Richling</i>	93
Capacitance-voltage characteristics of amorphous silicon based metal-insulator-semiconductor structure — <i>J. S. Choi and G. W. Neudeck</i>	98
Electrical characterization of MOSIS-fabricated circuit elements— <i>C. M. Stillo, R. M. Fox, D. S. Langford, and D. J. Ferris</i> .	103
Reliability in VHSIC-level 1.25 μm radiation-hard CMOS IC devices— <i>F. Evans, J. Wall, P. Brusius, and M. Mitchell</i>	107
Assessing performance of standard evaluation circuits for radiation hardened 32-bit processor— <i>N. A. Koziarz</i>	113

SESSION 5: MANUFACTURING METHODS

Co-Chairmen: Frank Minardi, Bill Swindel

A new approach to statistical process control in a test environment: The empirical delta control chart — <i>S. Weisbrod and C. S. McFarland</i>	116
Techniques for optimizing statistical simulations— <i>F. M. Rotella and T. J. Sanders</i>	122
A review of statistical tool set for the yield enhancement of integrated circuits— <i>R. J. Joyce, R. D. Alderman, T. P. Djeu, and J. C. Smith</i>	128
Improving semiconductor yields by varying silicon substrate parameters— <i>S. Weisbrod, D. Adelman, and W. Huber</i>	134
Database management system for the self-directed work team— <i>S. D. Titus and M. K. Stebbins</i>	138
The use of short cycle test chips to accelerate yield learning during the startup of a 150 mm fabrication facility — <i>J. McDaniel, D. Moursund, C. Silsby, and J. Winnett</i>	143
Yield analysis for a large-area analog X-ray sensor array— <i>W. R. Eisenstadt, S. S. Potluri, K. J. Rambo, and R. M. Fox</i>	149

SESSION 6: MODELING and DESIGN METHODOLOGIES

Co-Chairmen: Rick Gold, Ron Rasmussen

Process and device simulation at Harris Semiconductor — <i>R. Lowther</i>	153
Concurrent use of two-dimensional process and device simulators in the development of latch-up free BiCMOS process — <i>M. G. Guvench, S. Irving, M. Robinson, and D. Desbiens</i>	159
A DC model for the HEMT including the effect of parasitic conduction — <i>M. Saleh and M. El-Nokali</i>	164
A subthreshold model for the analysis of MOS IC's— <i>M. El-Nokali and A. Afzali-Kushaa</i>	169
Automated synthesis of macro/behavioral models for mixed analog/digital circuits, including complete power supply effects— <i>R. S. Vogelsong, G. M. Morency, and M. C. Chian</i>	173
Variable tape CMOS buffer design— <i>S. R. Vemuru and E. D. Smith</i>	179
A structured custom logic-design methodology— <i>J. Simone and M. Cases</i>	185
A high-speed VLSI chip for data compression— <i>N. Ranganathan and S. Henriques</i>	190

SESSION 7: MICROELECTRONIC PROCESSES

Co-Chairmen: Bill Triggs, Jim Freedman

A full-wafer SOI process for 3-dimensional integration — <i>C. K. Subramanian and G. W. Neudeck</i>	195
MOS fabrication process integrating self-aligned polysilicon gate and post-processed metal gate devices on a single die — <i>R. D. Butler and R. E. Beaty</i>	199
Characterization and elimination of threshold voltage problems in the BiMOS process — <i>S. J. Dean</i>	204
Oxidation and thermal stability of thin film copper layers — <i>Y. Shacham-Diamand, J. Li, J. O. Olowofafe, S. Russel, Y. Tamou, and J. W. Mayer</i>	210
Schottky barrier enhancement in Ni/Al layer-by-layer contacts to n-GaAs— <i>A. K. Kulkarni and J. Lu</i>	216
Polycrystalline diamond device processing — <i>C. D. Ellis, R. Ramesham, T. A. Roppel, and S. Y. Lee</i>	222

- A novel method of forming a thin single crystal silicon diaphragm with precise thickness for potential use in fabricating micromechanical sensors using merged epitaxial lateral overgrowth—*A. E. Kabir, J. J. Pak, and G. W. Neudeck* ... 226

SESSION 8: MICROELECTRONIC PACKAGING

Co-Chairmen: Gene Feit, Roy Colclaser

Multi-chip modules: A comparative study. Phase I: System design and substrate selection — <i>R. C. Bracken, M. M. Salatino, C. L. Adkins, and B. P. Kraemer</i>	232
The establishment of a multi-chip module foundry at RIT — <i>R. E. Pearson and P. R. Mukund</i>	238
A fracture mechanics methodology for slow crack growth in thin polyimide films — <i>V. H. Kenner, S. F. Popelar, and C. H. Popelar</i>	242
Effect of geometry on the strain in electronic packages — <i>A. S. Voloshin and P. H. Tsao</i>	246
A wafer scale programmable systolic data processor — <i>D. Landis, J. Yoder, D. Whittaker, and T. Dobbins</i>	252
Electrical design considerations for high-speed computer packages — <i>M. Cases</i>	257

CONFERENCE AUTHOR INDEX	263
-------------------------------	-----
