

# CONTENTS

|   |    |
|---|----|
| Foreword .....  | 1  |
| <b>Session 1: Welcome and Plenary Session I [Grand Ballrooms I &amp; II]</b>  |    |
| 1.2 <b>Multimedia Communication - Present &amp; Future</b><br>T. Kamae .....  | 2  |
| 1.3 <b>Next Generation Automotive Electronics: The Impact on Technologies and Design</b><br>J. Melbert .....  | 8  |
| <b>Session 2: Microprocessors [Grand Ballrooms I &amp; II]</b>  |    |
| 2.1 <b>A 100-MHz Superscalar PA-RISC CPU/Coprocessor Chip</b><br>J. Yetter, B. Miller, W. Jaffe, E. DeLano .....  | 10 |
| 2.2 <b>80-MHz MCM Microprocessor/Cache Subsystem Based on i486™ Architecture</b><br>R. Sundahl, M. Aghazadeh, B. Lieberman, T. Schreyer, W. Siu, R. Suarez,<br>J. Wilson .....  | 14 |
| 2.3 <b>A 66-MHz Configurable Secondary Cache Controller with Primary<br/>Cache Copyback Support</b><br>P. Reed, M. Alexander, B. Beavers, R. Evers, S. Gary, G. Gerosa, A. Grossman,<br>C. Gutierrez, G. Jackson, M. Kearney, R. Lewelling, J. Slaton, R. Stanphill .....                                   | 16 |
| 2.4 <b>A Neural Network Embedded Processor With a Dynamically<br/>Reconfigurable Pipeline Architecture</b><br>T. Satonaka, Y. Tamura, T. Morishita, A. Inoue, S. Katsu, T. Otsuki, G. Kano .....  | 18 |
| <b>Session 3: SRAM &amp; Non-Volatile Memory [Grand Ballroom I]</b>   |    |
| 3.1 <b>A Quick Intelligent Program Architecture for 3V-Only NAND-EEPROMS</b><br>T. Tanaka, Y. Tanaka, H. Nakamura, H. Oodaira, S. Aritome, R. Shirota,<br>F. Masuoka .....  | 20 |
| 3.2 <b>A New Decoding Scheme and Erase Sequence for 5V Only Sector<br/>Erasable Flash Memory</b><br>T. Nakayama, S. Kobayashi, Y. Miyawaki, T. Futatsuya, Y. Terada, N. Ajika,<br>T. Yoshihara .....  | 22 |
| 3.3 <b>Serial 9Mb Flash EEPROM for Solid State Disk Applications</b><br>S. Mehrotra, J. Yuan, R. Cernea, W. Chien, D. Guterman, G. Samachisa, R. Norman,<br>M. Mofidi, W. Lee, Y. Fong, A. Mihnea, E. Harari, R. Gregor, E. Eberhardt, J. Radosevich,<br>K. Stiles, R. Kohler, C. Leung, T. Mulrooney ..... | 24 |
| 3.4 <b>A 6ns 1Mb CMOS SRAM with High-Performance Sense Amplifier</b><br>T. Seki, E. Itoh, C. Furukawa, I. Maeno, T. Ozawa, H. Sano, N. Suzuki, Y. Matsukawa .....   | 26 |
| 3.5 <b>A Current-Mode Latch Sense Amplifier and a Static Power Saving<br/>Input Buffer For Low-Power Architecture</b><br>T. Kobayashi, K. Nogami, T. Shirotori, Y. Fujimoto, O. Watanabe .....  | 28 |
| 3.6 <b>New Decoding Architecture to Reduce Peak Current and Its Implementation to<br/>4M ECL SRAM</b><br>A. Ohba, H. Sato, T. Hirose, A. Hosogane, H. Honda,<br>Y. Kohno, K. Anami .....  | 30 |
| 3.7 <b>A 333MHz, 72Kb BiCMOS Pipelined Buffer Memory With Built-In Self Test</b><br>K. Yokomizo, K. Naito .....   | 32 |

## **Session 4: Integrated Sensors [Grand Ballroom II]**

|            |   |           |
|------------|---|-----------|
| <b>4.1</b> | <b>A Low Cost Monolithic Accelerometer</b><br>S. Sherman, W. Tsang, T. Core, D. Quinn .....   | <b>34</b> |
| <b>4.2</b> | <b>Vertical Integration of Pyroelectric Detector Array and Integrated Signal Processing Circuitry</b><br>L. Pham, W. Tjhen, T. Tamagawa, D. Polla ..... | <b>36</b> |
| <b>4.3</b> | <b>A CCD/CMOS Based Imager with Integrated Focal Plane Signal Processing</b><br>C. Keast, C. Sodini .....   | <b>38</b> |

## **Session 5: Substrate Noise and SOI Circuits [Grand Ballroom II]**

|            |  |           |
|------------|--|-----------|
| <b>5.1</b> | <b>Experimental Results and Modeling Techniques for Switching Noise in Mixed-Signal Integrated Circuits</b><br>M. Loinaz, D. Su, B. Wooley .....   | <b>40</b> |
| <b>5.2</b> | <b>Simulation of Substrate Coupling in Mixed-Signal MOS Circuits</b><br>S. Masui .....   | <b>42</b> |
| <b>5.3</b> | <b>A 1GHz-0.9mA/1V CMOS/SIMOX +128/129 Dual Modulus Prescaler Using a Newly Developed Counter</b><br>Y. Kado, M. Suzuki, K. Koike, Y. Omura, K. Izumi .....  | <b>44</b> |
| <b>5.4</b> | <b>1 GHz 50 <math>\mu</math>W 1/2 Frequency Divider Fabricated on Ultra-Thin Simox Substrate</b><br>M. Fujishima, M. Yamashita, M. Ikeda, K. Asada, Y. Omura, K. Izumi,<br>T. Sakai, T. Sugano ..... | <b>46</b> |

## **Rump Sessions**

|            |  |           |
|------------|--|-----------|
| <b>R.1</b> | <b>Electronic Design for Portability</b><br>R. Brodersen, K. Fujishima .....           | <b>48</b> |
| <b>R.2</b> | <b>Closing the Speed Gap Between CPU and DRAM</b><br>K. Horninger, N. Lu .....         | <b>48</b> |
| <b>R.3</b> | <b>Future High-Speed Microprocessors</b><br>J. Slager, H. Edamatsu .....               | <b>49</b> |
| <b>R.4</b> | <b>Flash Memory: Future Prospects and Limitations</b><br>M. Winston, J. Miyamoto ..... | <b>49</b> |

## **Session 6: Plenary Session II [Grand Ballrooms I & II]**

|            |   |           |
|------------|---|-----------|
| <b>6.1</b> | <b>Clocking Strategies in High Performance Processors</b><br>M. Horowitz .....            | <b>50</b> |
| <b>6.2</b> | <b>Low Voltage ULSI Design - The Lower, the Better?</b><br>K. Shimohigashi, K. Seki ..... | <b>54</b> |

## **Session 7: DRAM Innovations and Directions [Grand Ballrooms I & II]**

|            |   |           |
|------------|---|-----------|
| <b>7.1</b> | <b>Circuit Techniques for Multi-Bit Parallel Testing of 64Mb DRAMs and Beyond</b><br>T. Sakuta, M. Muranaka, H. Matsuura, H. Tanaka, Y. Nakagome,<br>K. Miyazawa, M. Ishihara .....   | <b>60</b> |
| <b>7.2</b> | <b>Circuit Technologies for a 12ns 4Mb TTL BiCMOS DRAM at 3.3V Operation</b><br>Y. Yokoyama, K. Nakagawa, N. Akiyama, T. Ohta, T. Someya, A. Tamba, H. Miyazawa,<br>K. Miyazawa, J. Murata, Y. Kobayashi .....  | <b>62</b> |
| <b>7.3</b> | <b>A 35ns 64Mb DRAM Using On-Chip Boosted Power Supply</b><br>D.-J. Lee, Y.-S. Seok, D.-C. Choi, J.-H. Lee, Y.-R. Kim, H.-S. Kim, D.-S. Jun, O.-H. Kwon .....   | <b>64</b> |
| <b>7.4</b> | <b>500 MByte/Sec Data-Rate 512 KBITS X 9 DRAM Using a Novel I/O Interface</b><br>N. Kushiyama, S. Ohshima, D. Stark, K. Sakurai, S. Takase, T. Furuyama, R. Barth,<br>J. Dillon, J. Gasbarro, M. Griffin, M. Horowitz, V. Lee, W. Lee, W. Leung ..... | <b>66</b> |

## Session 8: Communications Circuits [Grand Ballroom I]

|     |  |    |
|-----|--|----|
| 8.1 | <b>A 9 Gbit/s Bandwidth Multiplexer/Demultiplexer CMOS Chip</b><br>A. Dunlop, T. Gabara, W. Fischer .....  | 68 |
| 8.2 | <b>A Bipolar 1.5 Gb/s Monolithic Phase-Locked Loop for Clock and Data Extraction</b><br>J.-T. Wu, R. Walker .....  | 70 |
| 8.3 | <b>A 200-MHz Double-Sideband to Single-Sideband Converter in 1-<math>\mu</math>m CMOS<br/>Generated by Silicon Compiler</b><br>R. Hawley, T.-J. Lin, H. Samuelli ..... | 72 |
| 8.4 | <b>An 8 x 8 ATM Switch LSI with Shared Multi-Buffer Architecture</b><br>H. Notani, H. Kondoh, I. Hayashi, H. Yamanaka, H. Saito, Y. Matsuda, M. Nakaya .....           | 74 |
| 8.5 | <b>A 1.28 Gbps 16 x 16 CMOS Chip Set for an Output-Buffer ATM Switch</b><br>N. Sugaya, H. Nagano, T. Morita, S. Kawanago, R. Kuriki, M. Sakamoto, T. Suzuki .....      | 76 |
| 8.6 | <b>A Si Bipolar 1.4 GHz Time Space Switch LSI FOR B-ISDN</b><br>O. Matsuda, S.-I. Hayano, T. Takeuchi, H. Kitahata, H. Takemura, T. Tashiro .....                      | 78 |

## Session 9: Circuit Techniques [Grand Ballroom II]

|     |   |    |
|-----|---|----|
| 9.1 | <b>High-Speed Low-Power Darlington ECL Circuit</b><br>C. Chuang, K. Chin, P. Lu and H. Shin .....   | 80 |
| 9.2 | <b>Sub-1-V Swing Bus Architecture for Future Low-Power ULSIs</b><br>Y. Nakagome, K. Itoh, M. Isoda, K. Takeuchi, M. Aoki .....                        | 82 |
| 9.3 | <b>A Dual PLL Based Multi Frequency Clock Distribution Scheme</b><br>A. Thaik, H.-N. Nguyen .....   | 84 |
| 9.4 | <b>A 1Mbit NAND-Type Content Addressable ROM with a Variable-Length<br/>Match Function</b><br>M. Yoneda, H. Sasama, I. Hayashibara, N. Kanazawa ..... | 86 |
| 9.5 | <b>A 0.6<math>\mu</math>m CMOS SOG with 5V/3.3V Interfaces</b><br>M. Ohkawa, T. Takahashi, M. Yamagishi, Y. Sonobe, N. Ejima .....                    | 88 |
| 9.6 | <b>Highly Reliable Process Insensitive 3.3V-5V Interface Circuit</b><br>Y. Wada, J. Gotoh, H. Takakura, T. Iida, T. Noguchi .....                     | 90 |

## Session 10: Data Converters and Filters [Grand Ballroom I]

|      |   |     |
|------|---|-----|
| 10.1 | <b>A 10BIT 50MS/s CMOS D/A Converter with 2.7V Power Supply</b><br>T. Miki, Y. Nakamura, Y. Nishikawa, K. Okada, Y. Horiba .....  | 92  |
| 10.2 | <b>A 10b 300MHz Interpolated-Parallel A/D Converter</b><br>H. Kimura, A. Matsuzawa, T. Nakamura, S. Sawada .....  | 94  |
| 10.3 | <b>A High-Speed Parallel Pipelined ADC Technique in CMOS</b><br>C. Conroy, D. Cline, P. Gray .....  | 96  |
| 10.4 | <b>A 95-mW, 10-b 15-MHz Low-Power CMOS ADC Using Analog Double-Sampled<br/>Pipelining Scheme</b><br>T. Matsuura, M. Hotta, K. Usui, E. Imaizumi, S. Ueda .....  | 98  |
| 10.5 | <b>A Low Power 12-b Analog-to-Digital Converter With On-Chip Precision Trimming</b><br>M. deWit, K.-S. Tan, R. Hester .....   | 100 |
| 10.6 | <b>An Interpolative Bandpass Converter on a 1.2<math>\mu</math>m BiCMOS Analog/Digital Array</b><br>G. Troëster, P. Sieber, K. Schoppe, A. Wedel, E. Zocher, J. Arndt, H.-J. Dressler,<br>H.-J. Golberg, W. Schardein ..... | 102 |
| 10.7 | <b>A 20MHz 6th Order BiCMOS Programmable Filter Using Parasitic- Insensitive<br/>Integrators</b><br>C. Laber, P. Gray .....   | 104 |

## Session 11: New Circuit Techniques for DRAMs [Grand Ballroom II]

|      |   |     |
|------|---|-----|
| 11.1 | <b>Application of a High-Voltage Pumped Supply for Low-Power DRAM</b><br>R. Foss, G. Allan, P. Gillingham, F. Laroche, V. Lines, G. Shimokura ..... | 106 |
|------|---|-----|

|                          |   |            |
|--------------------------|---|------------|
| <b>11.2</b>              | <b>A New On-Chip Voltage Regulator for High Density CMOS DRAMS</b>  |            |
|                          | R. Mao, H. Chao, Y. Chi, P. Chung, C. Hsieh, C. Lin, N. Lu, S. Lan, Y. Liu, M. Lin,<br>D. Wang, H. Tuan, H. Tsai, C. Lu ..... | <b>108</b> |
| <b>11.3</b>              | <b>Variable Vcc Design Techniques for Battery Operated DRAMS</b>  |            |
|                          | S.-M. Yoo, E. Haq, S.-H. Lee, Y.-H. Choi, S.-I. Cho, N.-S. Kang, D. Chin .....  | <b>110</b> |
| <b>11.4</b>              | <b>A Boosted Dual Word-Line Decoding Scheme for 256Mb DRAMS</b>   |            |
|                          | K. Noda, T. Saeki, A. Tsujimoto, T. Murotani, K. Koyama .....   | <b>112</b> |
| <b>11.5</b>              | <b>Low Power On-Chip Supply Voltage Conversion Scheme for 1G/4G BIT DRAMS</b>   |            |
|                          | D. Takashima, S. Watanabe, T. Fuse, K. Sunouchi, T. Hara .....  | <b>114</b> |
| <b>11.6</b>              | <b>Offset Compensating Bit-Line Sensing Scheme for High Density DRAMS</b>   |            |
|                          | Y. Watanabe, N. Nakamura, D. Takashima, T. Hara, S. Watanabe .....  | <b>116</b> |
| <b>Author Index.....</b> |   | <b>118</b> |