

# CONTENTS

---

<b>Preface</b>	vii
<b>PART ONE Specification and Design of Reactive Systems</b>	<b>1</b>
1 Synchronous languages for hardware and software reactive systems <i>G. Berry</i>	3
2 Towards a complete design method for embedded systems using Predicate/Transition-Nets <i>B. Kleinjohann, J. Tacken and C. Tahedi</i>	4
<b>PART TWO Verification Using Model Checking Techniques (+ Poster Abstracts)</b>	<b>25</b>
3 Simplifying data operations for formal verification <i>F. Balarin and K. Sajid</i>	27
4 CTL and equivalent sublanguages of CTL <i>K. Schneider</i>	40
5 Verifying linear temporal properties of data intensive controllers using finite instantiations <i>R. Hojati, D. Dill and R.K. Brayton</i>	60
6 A high-level language for programming complex temporal behaviors and its translation into synchronous circuits (poster abstract) <i>C.-T. Chou, J.-L. Huang and M. Fujita</i>	74
7 System-level hardware design with $\mu$ -charts (poster abstract) <i>J. Philipps and P. Scholz</i>	77
8 Interface synthesis in embedded hardware-software systems (poster abstract) <i>M. Auguin, C. Belleudy and G. Gogniat</i>	80
9 TripleS-a formal validation environment for functional specifications (poster abstract) <i>J.-P. Soininen, J. Saarikettu, V. Veijalainen and T. Huttunen</i>	83
10 SOFHIA: a CAD environment to design digital control systems (poster abstract) <i>R.J. Machado, J.M. Fernandes and A.J. Proença</i>	86
11 Compiling the language BALSAs to delay insensitive hardware (poster abstract) <i>A. Bardsley and D. Edwards</i>	89
12 High-level synthesis of structured data paths (poster abstract) <i>C. Mandal and R.M. Zimmer</i>	92
<b>PART THREE Formal Characterizations of Systems</b>	<b>95</b>
13 Characterizing a portable subset of behavioural VHDL-93 <i>K. Thirunarayan and R. Ewing</i>	97

14	Algebra of communicating timing charts for describing and verifying hardware interfaces <i>B. Berkane, S. Gandrabur and E. Cerny</i>	114
15	A formal proof of absence of deadlock for any acyclic network of PCI buses <i>F. Corella, R. Shaw and C. Zhang</i>	134
<b>PART FOUR Analog Languages</b>		157
16	Behavioural modelling of sampled-data with HDL-A and ABSynth <i>V. Moser, H.-P. Amann and F. Pellandini</i>	159
<b>PART FIVE Languages in Design Flows</b>		179
17	Hardware description languages in practical design flows <i>R. Camposano</i>	181
18	VHDL generation from SDL specification <i>J.-M. Daveau, G. Fernandes Marchioro and A.A. Jerraya</i>	182
19	Exploiting isomorphism for speeding up instance-binding in an integrated scheduling allocation and assignment approach to architectural synthesis <i>B. Landwehr, P. Marwedel, I. Markhof and R. Dömer</i>	202
<b>PART SIX Future Trends in Hardware Design</b>		213
20	Verification of large systems in silicon (special talk) <i>C. Ussery and S. Curry</i>	215
21	The Shall Design test Development model for hardware systems <i>M. Heuchling, W. Ecker and M. Mrva</i>	240
22	Modular operational semantic specification of transport triggered architectures <i>J. Mountjoy, P. Hartel and H. Corporaal</i>	260
<b>PART SEVEN Formal Methods for Asynchronous and Distributed Systems</b>		281
23	The world of I/O: a rich application area for formal methods (invited talk) <i>F. Corella</i>	283
24	Abstract modelling of asynchronous micropipeline systems using Rainbow <i>H. Barringer, D. Fellows, G. Gough and A. Williams</i>	285
25	A new partial order reduction algorithm for concurrent system verification (short talk) <i>R. Nalunasu and G. Gopalakrishnan</i>	305
<b>PART EIGHT VHDL</b>		315
26	VHDL power simulator: power analysis at gate level <i>L. Kruse, D. Rabe and W. Nebel</i>	317
27	Object oriented extensions to VHDL. the LaMI proposal <i>J. Benzakki and B. Djafri</i>	334
<b>Index of contributors</b>		348
<b>Keyword index</b>		349