

# Table of Contents

## 33rd Annual International Symposium on Microarchitecture MICRO-33

<b>Foreword</b> .....	ix
<b>Committees</b> .....	xi
<b>Reviewers</b> .....	xiii

### Keynote Speakers

A Whole New Ballgame—Supercomputing on Two AA Batteries .....	3
David Baker <i>BOPS Inc.</i>	
Breathing Life into a Paper Tiger .....	5
Darrell Boggs <i>Intel</i>	
Defect Tolerant Molecular Electronics: Algorithms, Architectures, and Atoms.....	7
Phil Keukes <i>Hewlett-Packard</i>	

### Memory Hierarchy I

*Session Chair: Ronny Ronen, Intel*

Eager Writeback — A Technique for Improving Bandwidth Utilization.....	11
<i>H.-H. S. Lee, G. S. Tyson, and M. K. Farrens</i>	
Silent Stores for Free .....	22
<i>K. M. Lepak and M. H. Lipasti</i>	
A Permutation-Based Page Interleaving Scheme to Reduce Row-Buffer Conflicts and Exploit Data Locality .....	32
<i>Z. Zhang, Z. Zhu, and X. Zhang</i>	
Predictor-Directed Stream Buffers .....	42
<i>T. Sherwood, S. Sair, and B. Calder</i>	

### Superscalar Architecture I

*Session Chair: Gary Tyson, University of Michigan*

On Pipelining Dynamic Instruction Scheduling Logic.....	57
<i>J. Stark, M. D. Brown, and Y. N. Patt</i>	
The Impact of Delay on the Design of Branch Predictors .....	67
<i>D. A. Jiménez, S. W. Keckler, and C. Lin</i>	

Improving BTB Performance in the Presence of DLLs.....	77
<i>S. Vlaovic, E. S. Davidson, and G. S. Tyson</i>	
Efficient Checker Processor Design .....	87
<i>S. Chatterjee, C. Weaver, and T. Austin</i>	

## Compilation

*Session Chair: Carol Thompson, Hewlett-Packard*

An Integrated Approach to Accelerate Data and Predicate Computations in Hyperblocks .....	101
<i>A. Eichenberger, W. Meleis, and S. Maradani</i>	
Accurate and Efficient Predicate Analysis with Binary Decision Diagrams.....	112
<i>J. W. Sias, W. W. Hwu, and D. I. August</i>	
Modulo Scheduling for a Fully-Distributed Clustered VLIW Architecture .....	124
<i>J. Sánchez and A. González</i>	

## Accelerator Architecture

*Session Chair: Tom Conte, North Carolina State University*

Two-Level Hierarchical Register File Organization for VLIW Processors .....	137
<i>J. Zalamea, J. Llosa, E. Ayguadé, and M. Valero</i>	
PipeRench Implementation of the Instruction Path Coprocessor .....	147
<i>Y. Chou, P. Pillai, H. Schmit, and J. P. Shen</i>	
Efficient Conditional Operations for Data-Parallel Architectures.....	159
<i>U. J. Kapasi, W. J. Dally, S. Rixner, P. R. Mattson, J. D. Owens, and B. Khailany</i>	
Flexible Hardware Acceleration for Multimedia Oriented Microprocessors .....	171
<i>F. Vermeulen, L. Nachtergaele, F. Cathoor, D. Verkest, and H. De Man</i>	

## Low-Power Design

*Session Chair: Rajiv Gupta, University of Arizona*

Very Low Power Pipelines Using Significance Compression.....	181
<i>R. Canal, A. González, and J. E. Smith</i>	
A Static Power Model for Architects.....	191
<i>J. A. Butts and G. S. Sohi</i>	
A Framework for Dynamic Energy Efficiency and Temperature Management.....	202
<i>M. Huang, J. Renau, S.-M. Yoo, and J. Torrellas</i>	
Dynamic Zero Compression for Cache Energy Reduction.....	214
<i>L. Villa, M. Zhang, and K. Asanović</i>	

## Memory Hierarchy II

*Session Chair: Mike Smith, Harvard University*

Register Integration: A Simple and Efficient Implementation of Squash Reuse.....	223
<i>A. Roth and G. S. Sohi</i>	
The Store-Load Address Table and Speculative Register Promotion .....	235
<i>M. Postiff, D. Greene, and T. Mudge</i>	

Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures .....	245
<i>R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas</i>	
Frequent Value Compression in Data Caches .....	258
<i>J. Yang, Y. Zhang, and R. Gupta</i>	

### **Dynamic Translation and Multithreading**

*Session Chair: Kemal Ebcioglu, IBM*

A Study of Slipstream Processors.....	269
<i>Z. Purser, K. Sundaramoorthy, and E. Rotenberg</i>	
Relational Profiling: Enabling Thread-Level Parallelism in Virtual Machines .....	281
<i>T. Heil and J. E. Smith</i>	
Calpa: A Tool for Automating Selective Dynamic Compilation .....	291
<i>M. Mock, C. Chambers, and S. J. Eggers</i>	
Increasing the Size of Atomic Instruction Blocks Using Control Flow Assertions .....	303
<i>S. J. Patel, T. Tung, S. Bose, and M. M. Crum</i>	

### **Superscalar Architecture II**

*Session Chair: Bob Colwell, Intel*

Reducing Wire Delay Penalty through Value Prediction .....	317
<i>J.-M. Parcerisa and A. González</i>	
Compiler Controlled Value Prediction Using Branch Predictor Based Confidence .....	327
<i>E. Larson and T. Austin</i>	
Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors .....	337
<i>A. Baniasadi and A. Moshovos</i>	
Performance Improvement with Circuit-Level Speculation .....	348
<i>T. Liu and S.-L. Lu</i>	

<b>Author Index</b> .....	357
---------------------------	-----