

---

## TABLE OF CONTENTS

<i>Preface</i> .....	<i>xv</i>
<b>CHAPTER 1</b> <i>The Time for SOI</i> .....	<i>1</i>
<b>1.1</b> <b>Technology Scaling in VLSI</b> .....	<b>1</b>
<b>1.2</b> <b>The End of Moore's Law?</b> .....	<b>2</b>
<b>1.3</b> <b>The Case for PD-SOI</b> .....	<b>6</b>
1.3.1 <b>Why Partially Depleted SOI?</b> .....	<b>6</b>
1.3.2 <b>Why SOI Now?</b> .....	<b>7</b>
<b>1.4</b> <b>Summary</b> .....	<b>9</b>
<b>CHAPTER 2</b> <i>SOI Device Structures</i> .....	<i>13</i>
<b>2.1</b> <b>Introduction</b> .....	<b>13</b>
<b>2.2</b> <b>Wafer Fabrication</b> .....	<b>14</b>
2.2.1 <b>SIMOX</b> .....	<b>14</b>
2.2.2 <b>Bonded SOI Wafers</b> .....	<b>16</b>
2.2.3 <b>Smart Cut</b> .....	<b>17</b>
<b>2.3</b> <b>Patterning SOI regions</b> .....	<b>17</b>
<b>2.4</b> <b>Transistor Structures</b> .....	<b>18</b>
2.4.1 <b>Partially Depleted FET Structure</b> .....	<b>19</b>
2.4.2 <b>Body Contacts</b> .....	<b>22</b>
<b>2.5</b> <b>Diodes</b> .....	<b>24</b>

---

---

2.5.1	Poly Bounded or Gated Diodes .....	24
2.6	Resistors .....	25
2.7	Decoupling Capacitors .....	26
2.8	Summary .....	27
<b>CHAPTER 3 <i>SOI Device Electrical Properties</i> .....</b>		<b>29</b>
3.1	Introduction .....	29
3.2	SOI MOSFET's Junction Diode .....	30
3.3	Impact Ionization .....	32
3.4	Floating Body Effects .....	34
3.4.1	History Effect and Threshold Voltage Variability .....	34
3.4.2	The Body Potential Range .....	37
3.4.3	The Body-Charging / Device Wearout Connection .....	37
3.4.4	The "Kinks" .....	41
3.4.5	Elevated DIBL .....	43
3.4.6	Reduced Body Effect / Source Follower Action .....	44
3.4.7	Reduced Short Channel Effect .....	46
3.4.8	Bipolar Device Action .....	47
3.4.9	Lower Temperature Sensitivity .....	51
3.4.10	Backchannel Device .....	52
3.5	SOI MOSFET Modeling .....	53
3.5.1	DC Discrete Element Representation .....	53
3.5.2	AC Discrete Element Representation .....	54
3.6	Insulator-Related Effects .....	54
3.6.1	Self Heating .....	55

---

---

3.6.2	Diffusion Capacitance Reduction . . . . .	57
3.6.3	Latch-Up Elimination . . . . .	57
3.6.4	SER Improvement. . . . .	59
<b>3.7</b>	<b>Composite Responses . . . . .</b>	<b>60</b>
3.7.1	Device Leakage - 5 Mechanisms . . . . .	60
3.7.2	Conservation of Charge . . . . .	61
3.7.3	Other Parasitic Active Elements . . . . .	62
<b>3.8</b>	<b>Summary. . . . .</b>	<b>64</b>

**CHAPTER 4** *Static Circuit Design Response . . . . . 67*

<b>4.1</b>	<b>Introduction. . . . .</b>	<b>67</b>
<b>4.2</b>	<b>Parameters of Interest to Circuit Designers. . . . .</b>	<b>67</b>
<b>4.3</b>	<b>First Switch vs. Second Switch. . . . .</b>	<b>69</b>
<b>4.4</b>	<b>First Switch vs. Steady State . . . . .</b>	<b>75</b>
<b>4.5</b>	<b>Static Circuit Response to SOI . . . . .</b>	<b>76</b>
4.5.1	Inverter Response . . . . .	76
4.5.2	Noise Response for Inverters . . . . .	79
4.5.3	NAND Gate Response . . . . .	80
<b>4.6</b>	<b>Passgate Circuit Response . . . . .</b>	<b>84</b>
<b>4.7</b>	<b>Summary. . . . .</b>	<b>92</b>

**CHAPTER 5** *Dynamic Circuit Design Considerations. 95*

<b>5.1</b>	<b>Introduction. . . . .</b>	<b>95</b>
------------	------------------------------	-----------

---

<b>5.2</b>	<b>Dynamic Circuit Response</b> .....	<b>96</b>
5.2.1	Dynamic History Effect .....	96
5.2.2	Dynamic Charge Sharing .....	97
5.2.3	Miller Capacitance .....	99
5.2.4	Half-Latch / Keeper Device Sizing.....	101
<b>5.3</b>	<b>Preferred Dynamic Design Practices</b> .....	<b>102</b>
5.3.1	Predischarging .....	103
5.3.2	Cross-coupling of Dynamic Inputs.....	105
5.3.3	Reordered Inputs.....	105
5.3.4	Early Setup .....	107
5.3.5	Logic Remapping .....	107
5.3.6	Complex Domino .....	108
5.3.7	Dynamic Noise Suppression.....	108
<b>5.4</b>	<b>Keeping Dynamic SOI Problems in Perspective</b> ...	<b>110</b>
5.4.1	Bipolar Effects and Noise in the 2W AND-OR .....	111
5.4.2	Charge Sharing Effects and Noise in the 2W AND-OR	112
<b>5.5</b>	<b>Soft Errors in Dynamic Logic</b> .....	<b>113</b>
<b>5.6</b>	<b>Dynamic Logic Performance</b> .....	<b>115</b>
<b>5.7</b>	<b>Conclusions</b> .....	<b>116</b>
<b>CHAPTER 6</b>	<b><i>SRAM Cache Design Considerations</i></b> ..	<b>119</b>
<b>6.1</b>	<b>Overview</b> .....	<b>119</b>
<b>6.2</b>	<b>Writing a Cell</b> .....	<b>120</b>
6.2.1	Capacitive Discharge Current.....	121
6.2.2	CMOS Subthreshold Leakage .....	122
6.2.3	Diode and Bipolar Currents .....	123

---

---

---

<b>6.3</b>	<b>Reading a Cell</b> .....	<b>123</b>
6.3.1	Read Leakage .....	124
6.3.2	Sense Amplifier Bias .....	124
6.3.3	Read Sense-Amp Strobe Timing vs. Read Frequency .	128
6.3.4	Single Polarity SRAMS .....	129
6.3.5	Word Line History .....	130
<b>6.4</b>	<b>Cell Stability and Cell Bias.</b> .....	<b>131</b>
6.4.1	Transfer Ratio .....	131
6.4.2	Mistracking .....	132
6.4.3	Self Heating .....	133
6.4.4	Body Bias .....	133
6.4.5	Supply Rail Droop .....	135
6.4.6	Body-to-Body Coupling .....	135
6.4.7	Defect-Induced Bias .....	135
6.4.8	Passive History Effects .....	136
6.4.9	Making Sense of All This Bias! .....	137
<b>6.5</b>	<b>SRAM Noise Considerations</b> .....	<b>138</b>
<b>6.6</b>	<b>Precharging Circuitry.</b> .....	<b>140</b>
<b>6.7</b>	<b>Soft Error Upsets</b> .....	<b>141</b>
<b>6.8</b>	<b>Array Test in PD-SOI.</b> .....	<b>145</b>
<b>6.9</b>	<b>Summary</b> .....	<b>146</b>
<b>CHAPTER 7</b> <i>Specialized Function Circuits in SOI</i> ..		<b>149</b>
<b>7.1</b>	<b>Introduction.</b> .....	<b>149</b>
<b>7.2</b>	<b>Timing Elements</b> .....	<b>149</b>

---

---

<b>7.3</b>	<b>Latch Response in SOI</b> .....	<b>153</b>
7.3.1	Latch Stability and Noise.....	153
7.3.2	Bipolar Charge Loss .....	154
7.3.3	Clock Skew due to History Effect .....	155
<b>7.4</b>	<b>Input / Output Circuitry</b> .....	<b>155</b>
7.4.1	Clock Drivers .....	156
7.4.2	Data Drivers .....	156
7.4.3	Clock Receivers .....	157
7.4.4	Data Receivers .....	158
7.4.5	Voltage Reference.....	158
<b>7.5</b>	<b>Electro-Static Discharge (ESD) Protection</b> .....	<b>158</b>
<b>7.6</b>	<b>Summary</b> .....	<b>161</b>
 <b>CHAPTER 8</b>		
	<i>Global Chip Design Considerations</i> ...	<i>165</i>
<b>8.1</b>	<b>Introduction</b> .....	<b>165</b>
<b>8.2</b>	<b>Temperature Effects</b> .....	<b>166</b>
8.2.1	Design Considerations, Normal Operation.....	166
8.2.2	Stress Considerations .....	167
8.2.3	Low Temperature Operation.....	169
<b>8.3</b>	<b>Noise Immunity</b> .....	<b>175</b>
8.3.1	Crosstalk (Capacitive Coupling).....	176
8.3.2	Delay Noise.....	176
8.3.3	Logic Noise.....	177
8.3.4	Simultaneous Switching .....	178
<b>8.4</b>	<b>Power Consumption</b> .....	<b>178</b>
<b>8.5</b>	<b>Power Supply Issues Noise</b> .....	<b>185</b>

---

<b>8.6</b>	<b>System Performance</b> .....	<b>186</b>
<b>8.7</b>	<b>SOI Timing Variability</b> .....	<b>187</b>
8.7.1	Total Delay Variation .....	188
8.7.2	History Variation .....	189
8.7.3	Body Initialization.....	190
<b>8.8</b>	<b>Summary</b> .....	<b>191</b>
 <b>CHAPTER 9 <i>Future Opportunities in SOI</i></b> .....		<b>195</b>
<b>9.1</b>	<b>Introduction</b> .....	<b>195</b>
<b>9.2</b>	<b>Floating Body Effect Suppression</b> .....	<b>196</b>
9.2.1	Charge-Balanced Device Design .....	196
9.2.2	Field Shield Isolation .....	198
9.2.3	BESS.....	199
9.2.4	Body-Linked Device.....	200
9.2.5	Patterned Insulators.....	201
<b>9.3</b>	<b>DTCMOS</b> .....	<b>203</b>
9.3.1	DTCMOS Low Voltage Static Logic .....	203
9.3.2	0.5V Pass-Gate Logic .....	205
9.3.3	DTCMOS Elevated Voltage Schemes .....	206
<b>9.4</b>	<b>DGCMOS</b> .....	<b>208</b>
<b>9.5</b>	<b>3-Dimensional SOI</b> .....	<b>209</b>
<b>9.6</b>	<b>Future Scaling Opportunities</b> .....	<b>210</b>
<b>9.7</b>	<b>Summary</b> .....	<b>212</b>

---

---

---

*About the Authors. . . . .ccxxi*